

28/40-Pin, 8-Bit CMOS FLASH Microcontrollers


Devices Included in this Data Sheet:

• PIC16F870 • PIC16F871

Microcontroller Core Features:

- High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 2K x 14 words of FLASH Program Memory 128 x 8 bytes of Data Memory (RAM) 64 x 8 bytes of EEPROM Data Memory
- Pinout compatible to the PIC16CXXX 28 and 40-pin devices
- Interrupt capability (up to 11 sources)
- Eight level deep hardware stack
- · Direct, Indirect and Relative Addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options
- Low power, high speed CMOS FLASH/EEPROM technology
- Fully static design
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Single 5V In-Circuit Serial Programming capability
- In-Circuit Debugging via two pins
- Processor read/write access to program memory
- Wide operating voltage range: 2.0V to 5.5V
- High Sink/Source Current: 25 mA
- Commercial and Industrial temperature ranges
- Low power consumption:
 - < 1.6 mA typical @ 5V, 4 MHz
 - 20 μA typical @ 3V, 32 kHz
 - <1 μA typical standby current


Pin Diagram



Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during SLEEP via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- One Capture, Compare, PWM module
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 10-bit multi-channel Analog-to-Digital converter
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI) with 9-bit address detection
- Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)

Pin Diagrams



Key Features PICmicro™ Mid-Range MCU Family Reference Manual (DS33023)	PIC16F870	PIC16F871
Operating Frequency	DC - 20 MHz	DC - 20 MHz
RESETS (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
FLASH Program Memory (14-bit words)	2K	2K
Data Memory (bytes)	128	128
EEPROM Data Memory	64	64
Interrupts	10	11
I/O Ports	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3
Capture/Compare/PWM modules	1	1
Serial Communications	USART	USART
Parallel Communications	—	PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels
Instruction Set	35 Instructions	35 Instructions

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	11
3.0	Data EEPROM and Flash Program Memory	27
4.0	I/O Ports	33
5.0	Timer0 Module	45
6.0	Timer1 Module	49
7.0	Timer2 Module	53
8.0	Capture/Compare/PWM Modules	
9.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	61
10.0	Analog-to-Digital (A/D) Converter Module	79
11.0	Special Features of the CPU	87
12.0	Instruction Set Summary	103
13.0	Development Support	111
14.0	Electrical Characteristics	117
15.0	DC and AC Characteristics Graphs and Tables	
16.0	Packaging Information	149
Appe	ndix A: Revision History	157
Appe	ndix B: Device Differences	157
Appe	ndix C: Conversion Considerations	158
Appe	ndix D: Migration from Mid-Range to Enhanced Devices	158
Appe	ndix E: Migration from High-End to Enhanced Devices	159
Index	۲	161
On-L	ine Support	167
Syste	ems Information and Upgrade Hot Line	167
Read	ler Response	168
PIC1	6F870/871 Product Identification System	169

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information. Additional information may be found in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules. There are two devices (PIC16F870 and PIC16F871) covered by this data sheet. The PIC16F870 device comes in a 28-pin package and the PIC16F871 device comes in a 40-pin package. The 28-pin device does not have a Parallel Slave Port implemented.

The following two figures are device block diagrams sorted by pin number: 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.





FIGURE 1-1: PIC16F870 BLOCK DIAGRAM



Pin Name	DIP Pin#	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI	9	9	I	ST/CMOS ⁽³⁾	Oscillator crystal input/external clock source input.
OSC2/CLKO	10	10	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, the OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/Vpp/THV	1	1	I/P	ST	Master Clear (Reset) input or programming voltage input or High Voltage Test mode control. This pin is an active low RESET to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	2	2	I/O	TTL	RA0 can also be analog input 0.
RA1/AN1	3	3	I/O	TTL	RA1 can also be analog input 1.
RA2/AN2/VREF-	4	4	I/O	TTL	RA2 can also be analog input 2 or negative analog reference voltage.
RA3/AN3/VREF+	5	5	I/O	TTL	RA3 can also be analog input 3 or positive analog reference voltage.
RA4/T0CKI	6	6	I/O	ST/OD	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
RA5/AN4	7	7	I/O	TTL	RA5 can also be analog input 4.
					PORTB is a bi-directional I/O port. PORTB can be software
					programmed for internal weak pull-up on all inputs.
RB0/INT	21	21	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	22	22	I/O	TTL	
RB2	23	23	I/O	TTL	
RB3/PGM	24	24	I/O	TTL/ST ⁽¹⁾	RB3 can also be the low voltage programming input.
RB4	25	25	I/O	TTL	Interrupt-on-change pin.
RB5	26	26	I/O	TTL	Interrupt-on-change pin.
RB6/PGC	27	27	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin or In-Circuit Debugger pin. Serial programming clock.
RB7/PGD	28	28	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin or In-Circuit Debugger pin. Serial programming data.
					PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	11	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.
RC1/T1OSI	12	12	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC2/CCP1	13	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/ PWM1 output.
RC3	14	14	I/O	ST	
RC4	15	15	I/O	ST	
RC5	16	16	I/O	ST	
RC6/TX/CK	17	17	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	18	18	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
Vss	8, 19	8, 19	Р	—	Ground reference for logic and I/O pins.
Vdd	20	20	Р	—	Positive supply for logic and I/O pins.
•	en Drain	=	output = Not used	TTL	input/output P = power = TTL input ST = Schmitt Trigger input s the external interrupt or LVP mode

TABLE 1-1: PIC16F870 PINOUT DESCRIPTION

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt or LVP mode.
2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 1-2:	PIC16F871 PINOUT DESCRIPTION
------------	------------------------------

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI	13	14	30	Ι	ST/CMOS ⁽⁴⁾	Oscillator crystal input/external clock source input.
OSC2/CLKO	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/Vpp/THV	1	2	18	I/P	ST	Master Clear (Reset) input or programming voltage input or High Voltage Test mode control. This pin is an active low RESET to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	RA0 can also be analog input 0.
RA1/AN1	3	4	20	I/O	TTL	RA1 can also be analog input 1.
RA2/AN2/VREF-	4	5	21	I/O	TTL	RA2 can also be analog input 2 or negative analog reference voltage.
RA3/AN3/VREF+	5	6	22	I/O	TTL	RA3 can also be analog input 3 or positive analog reference voltage.
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.
RA5/AN4	7	8	24	I/O	TTL	RA5 can also be analog input 4.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST ⁽¹⁾	RB0 can also be the external interrupt pin.
RB1	34	37	9	I/O	TTL	
RB2	35	38	10	I/O	TTL	
RB3/PGM	36	39	11	I/O	TTL/ST ⁽¹⁾	RB3 can also be the low voltage programming input.
RB4	37	41	14	I/O	TTL	Interrupt-on-change pin.
RB5	38	42	15	I/O	TTL	Interrupt-on-change pin.
RB6/PGC	39	43	16	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin or In-Circuit Debugger pin. Serial programming clock.
RB7/PGD	40	44	17	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin or In-Circuit Debugger pin. Serial programming data.
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI	16	18	35	I/O	ST	RC1 can also be the Timer1 oscillator input.
RC2/CCP1	17	19	36	I/O	ST	RC2 can also be the Capture1 input/Compare1 output. PWM1 output.
RC3	18	20	37	I/O	ST	
RC4	23	25	42	I/O	ST	
RC5	24	26	43	I/O	ST	
RC6/TX/CK	25	27	44	I/O	ST	RC6 can also be the USART Asynchronous Transmit of Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7 can also be the USART Asynchronous Receive of Synchronous Data.
Legend: I = input		O = 0	utput		I/O = input/ou	Itput P = power
— = Not	used		TTL inp		ST = Schmitt	

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt or LVP mode.

This buffer is a Schmitt Trigger input when conligured as an external interrupt of LVP mode
 This buffer is a Schmitt Trigger input when used in Serial Programming mode.

 This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTD is a bi-directional I/O port or parallel slave port when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38	I/O	ST/TTL ⁽³⁾	
RD1/PSP1	20	22	39	I/O	ST/TTL ⁽³⁾	
RD2/PSP2	21	23	40	I/O	ST/TTL ⁽³⁾	
RD3/PSP3	22	24	41	I/O	ST/TTL ⁽³⁾	
RD4/PSP4	27	30	2	I/O	ST/TTL ⁽³⁾	
RD5/PSP5	28	31	3	I/O	ST/TTL ⁽³⁾	
RD6/PSP6	29	32	4	I/O	ST/TTL ⁽³⁾	
RD7/PSP7	30	33	5	I/O	ST/TTL ⁽³⁾	
						PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25	I/O	ST/TTL ⁽³⁾	RE0 can also be read control for the parallel slave port, or analog input 5.
RE1/WR/AN6	9	10	26	I/O	ST/TTL ⁽³⁾	RE1 can also be write control for the parallel slave port, or analog input 6.
RE2/CS/AN7	10	11	27	I/O	ST/TTL ⁽³⁾	RE2 can also be select control for the parallel slave port, or analog input 7.
Vss	12,31	13,34	6,29	Р	_	Ground reference for logic and I/O pins.
Vdd	11,32	12,35	7,28	Р		Positive supply for logic and I/O pins.
NC	-	1,17,28, 40	12,13, 33,34		_	These pins are not internally connected. These pins should be left unconnected.
Legend: I = input — = Not		O = ou TTL =	ıtput TTL inpu	ut	I/O = input/ou ST = Schmitt	

TABLE 1-2: PIC16F871 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt or LVP mode.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

NOTES:

2.0 MEMORY ORGANIZATION

The PIC16F870/871 devices have three memory blocks. The Program Memory and Data Memory have separate buses, so that concurrent access can occur, and is detailed in this section. The EEPROM data memory block is detailed in Section 3.0.


Additional information on device memory may be found in the PICmicro[™] Mid-Range MCU Family Reference Manual (DS33023).

2.1 Program Memory Organization

The PIC16F870/871 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. The PIC16F870/871 devices have 2K x 14 words of FLASH program memory. Accessing a location above the physically implemented address will cause a wraparound.

The RESET vector is at 0000h and the interrupt vector is at 0004h.





2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits.


RP<1:0>	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some "high use" Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

Note:	EEPROM Data Memory description can
	be found in Section 3.0 of this Data Sheet.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR.



PIC16F870/871 REGISTER FILE MAP

	File Address		File Address		File Address		File Addres
ndirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180ŀ
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181ŀ
PCL	02h	PCL	82h	PCL	102h	PCL	182ł
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183ł
FSR	04h	FSR	84h	FSR	104h	FSR	184ł
PORTA	05h	TRISA	85h		105h		185ł
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186ł
PORTC	07h	TRISC	87h		107h		187ł
PORTD ⁽²⁾	08h	TRISD ⁽²⁾	88h		108h		188ł
PORTE ⁽²⁾	09h	TRISE ⁽²⁾	89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18B
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18C
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18D
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽¹⁾	18E
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved ⁽¹⁾	18F
T1CON	10h		90h		110h		190
TMR2	11h		91h				
T2CON	12h	PR2	92h				
	13h		93h				
	14h		94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah		9Ah				
	1Bh		9Bh				
	1Ch		9Ch				
	1Dh		9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh		1005		1 4 01
	20h	General Purpose	A0h	accesses	120h	accesses	1A0
General		Register		20h-7Fh		A0h - BFh	
Purpose Register		32 Bytes	BFh C0h				1BF 1C0
96 Bytes			EFh F0h		16Fh 170h		1EF
	7Fh	accesses 70h-7Fh	FFh	accesses 70h-7Fh	17Fh	accesses 70h-7Fh	1F0I 1FF
Bank 0		Bank 1		Bank 2		Bank 3	

* Not a physical register.

Note 1: These registers are reserved; maintain these registers clear.

2: These registers are not implemented on the PIC16F870.

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽²⁾
Bank 0											
00h ⁽⁴⁾	INDF	Addressing	this location	uses conte	ents of FSR to	o address dat	ta memory (n	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 Mod	dule's Regist	er						xxxx xxxx	uuuu uuuu
02h ⁽⁴⁾	PCL	Program Co	ounter's (PC) Least Sigr	ificant Byte					0000 0000	0000 0000
03h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h ⁽⁴⁾	FSR	Indirect Dat	ta Memory A	ddress Poir	nter			•		xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	PORTA Da	ta Latch whe	n written: PO	RTA pins wh	ien read		0x 0000	0u 0000
06h	PORTB	PORTB Da	ta Latch whe	en written: P	ORTB pins v	vhen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	en written: F	ORTC pins v	when read				xxxx xxxx	uuuu uuuu
08h ⁽⁵⁾	PORTD	PORTD Da	ta Latch whe	en written: F	ORTD pins v	when read				XXXX XXXX	uuuu uuuu
09h ⁽⁵⁾	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
0Ah ^(1,4)	PCLATH	_	_	_	Write Buffer	for the upper	r 5 bits of the	Program Co	ounter	0 0000	0 0000
0Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
0Dh	PIR2	_	_	_	EEIF	_	_	_	_		0
0Eh	TMR1L	Holding Re	gister for the	Least Sign	ificant Byte o	f the 16-bit T	MR1 Registe	er		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding Re	gister for the	Most Signi	ficant Byte of	the 16-bit TM	VR1 Register	r		XXXX XXXX	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00 0000	uu uuuu
11h	TMR2	Timer2 Mod	dule's Regist	er						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	_	Unimpleme	nted							_	_
14h	_	Unimpleme	nted							_	_
15h	CCPR1L	Capture/Co	mpare/PWN	1 Register1	(LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWN	1 Register1	(MSB)					XXXX XXXX	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tra	Insmit Data I	Register						0000 0000	0000 0000
1Ah	RCREG	USART Re	ceive Data F	Register						0000 0000	0000 0000
1Bh	_	Unimpleme	nted							_	_
1Ch	—	Unimpleme	nted							_	_
1Dh	_	Unimpleme	nted							_	_
1Eh	ADRESH	-	Register Hig	h Byte						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non Power-up) Resets include external RESET through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽²⁾
Bank 1											
80h ⁽⁴⁾	INDF	Addressing	this location	uses conte	ents of FSR to	o address dat	ta memory (n	ot a physica	l register)	0000 0000	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽⁴⁾	PCL	Program Co	ounter's (PC) Least Sig	nificant Byte					0000 0000	0000 0000
83h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽⁴⁾	FSR	Indirect Dat	a Memory A	ddress Poi	nter					xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Da	ata Direction F	Register				11 1111	11 1111
86h	TRISB	PORTB Da	ta Direction	Register						1111 1111	1111 1111
87h	TRISC	PORTC Da	ta Direction	Register						1111 1111	1111 1111
88h ⁽⁵⁾	TRISD	PORTD Da	ta Direction	Register						1111 1111	1111 1111
89h ⁽⁵⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Dat	a Direction E	Bits	0000 -111	0000 -111
8Ah ^(1,4)	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	ounter	0 0000	0 0000
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
8Dh	PIE2	_	_	_	EEIE	_	_	_	_	0	0
8Eh	PCON	_	_	_	_	_	_	POR	BOR	dd	uu
8Fh		Unimpleme	nted							_	—
90h		Unimpleme	nted							_	—
91h		Unimpleme	nted							_	—
92h	PR2	Timer2 Per	iod Register							1111 1111	1111 1111
93h	_	Unimpleme	nted							_	—
94h		Unimpleme	nted							_	—
95h		Unimpleme	nted							_	—
96h	—	Unimpleme	nted							_	_
97h	—	Unimpleme	nted							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator R	egister						0000 0000	0000 0000
9Ah	—	Unimpleme	nted							_	_
9Bh	_	Unimpleme	nted							_	_
9Ch	_	Unimpleme	nted							_	_
9Dh	_	Unimpleme								_	_
9Eh	ADRESL	A/D Result	Register Lov	w Byte						xxxx xxxx	uuuu uuuu
9Fh	ADCON1	ADFM	_	_		PCFG3	PCFG2	PCFG1	PCFG0	0 0000	0 0000

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non Power-up) Resets include external RESET through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽²⁾
Bank 2					•		•	•	•	•	•
100h ⁽⁴⁾	INDF	Addressing	this location	uses conte	ents of FSR t	o address dat	a memory (n	ot a physica	l register)	0000 0000	0000 0000
101h	TMR0	Timer0 Mod	dule's Regist	er						XXXX XXXX	uuuu uuuu
102h ⁽⁴⁾	PCL	Program Co	ounter's (PC) Least Sigr	nificant Byte					0000 0000	0000 0000
103h ⁽⁴⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
104h ⁽⁴⁾	FSR	Indirect Dat	a Memory A	ddress Poir	nter					XXXX XXXX	uuuu uuuu
105h	_	Unimpleme	nted							_	—
106h	PORTB	PORTB Da	ta Latch whe	en written: F	ORTB pins	when read				XXXX XXXX	uuuu uuuu
107h	—	Unimpleme	nted							_	_
108h	—	Unimpleme	nted							_	_
109h	—	Unimpleme	nted							_	_
10Ah ^(1,4)	PCLATH	_	_	_	Write Buffe	for the upper	r 5 bits of the	Program Co	ounter	0 0000	0 0000
10Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
10Ch	EEDATA	EEPROM D	Data Registe	r						XXXX XXXX	uuuu uuuu
10Dh	EEADR	EEPROM A	ddress Reg	ister						XXXX XXXX	uuuu uuuu
10Eh	EEDATH	_	_	EEPROM	Data Registe	r High Byte				XXXX XXXX	uuuu uuuu
10Fh	EEADRH	_	_	_	EEPROM A	ddress Regis	ter High Byte)		XXXX XXXX	uuuu uuuu
Bank 3											
180h ⁽⁴⁾	INDF	Addressing	this location	uses conte	ents of FSR t	o address dat	a memory (n	ot a physica	l register)	0000 0000	0000 0000
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h ⁽⁴⁾	PCL	Program Co	ounter's (PC) Least Sigr	nificant Byte					0000 0000	0000 0000
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
184h ⁽⁴⁾	FSR	Indirect Dat	a Memory A	ddress Poir	nter					XXXX XXXX	uuuu uuuu
185h	_	Unimpleme	nted							_	—
186h	TRISB	PORTB Da	ta Direction	Register						1111 1111	1111 1111
187h	_	Unimpleme	nted							_	—
188h	_	Unimpleme	nted							_	—
189h	_	Unimpleme	nted							_	—
18Ah ^(1,4)	PCLATH		_	—	Write Buffe	for the upper	r 5 bits of the	Program Co	ounter	0 0000	0 0000
18Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
18Ch	EECON1	EEPGD	—	—	—	WRERR	WREN	WR	RD	x x000	x u000
18Dh	EECON2	EEPROM (Control Regis	ster2 (not a	physical reg	ster)					
18Eh	—	Reserved n	naintain clea	r						0000 0000	0000 0000
18Fh	_	Reserved n	naintain clea	r						0000 0000	0000 0000

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY ((CONTINUED)
------------	-------------------------------------	-------------

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non Power-up) Resets include external RESET through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as $000u \ u1uu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary".

Note 1:	The C and DC bits operate as a borrow								
	and digit borrow bit, respectively, in sub-								
	traction. See the SUBLW and SUBWF								
	instructions for examples.								

REGISTER 2-1: STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x			
	IRP	RP1	RP0	TO	PD	Z	DC	С			
	bit 7							bit 0			
bit 7-6	-	IRP: Register Bank Select bit (used for indirect addressing)									
	1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)										
		· · ·	,	ite (used for	direct addres						
bit 6-5		-		nts (used for	direct addres	ssing)					
		: 3 (180h - 1l : 2 (100h - 1]									
		1 (80h - FF									
		0 (00h - 7F	•								
		k is 128 byte	S.								
bit 4	TO: Time-			<i></i>	· · ·						
		1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred									
bit 3	PD: Powe	r-down bit									
	1 = After p	1 = After power-up or by the CLRWDT instruction									
	0 = By exe	ecution of the	e SLEEP ins	struction							
bit 2	Z: Zero bit	t									
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 										
bit 1	DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)										
	(for borrow, the polarity is reversed) 1 - A correctly by from the 4th low order bit of the result occurred										
	 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result 										
bit 0	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)										
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 										
	Note:	Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.									
	Legend:			A/ */ 11 1*/							
	R = Reada	able bit	VV = V	Nritable bit	U = Unim	plemented l	oit, read as '	·0′			

'1' = Bit is set

n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

2.2.2.2 OPTION_REG Register

bit

bit

bit

bit

bit

bit

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	the TMR0 register, assign the prescaler to
	the Watchdog Timer.

REGISTER 2-2: OPTION_REG REGISTER (ADDRESS: 81h,181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
RBPL	INTED	G TOCS	T0SE	PSA	PS2	PS1	PS0				
bit 7							bit				
RBPU:	PORTB Pull	-up Enable b	it								
 PORTB pull-ups are disabled PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 											
INTED	: Interrupt E	dge Select b	it								
 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 											
TOCS: 1	MR0 Clock	Source Selec	ct bit								
		A4/T0CKI pin									
		on cycle cloc	. ,								
T0SE: 7	MR0 Sourc	e Edge Selec	t bit								
		gh-to-low trar w-to-high trar									
PSA: P	escaler Ass	ignment bit									
		igned to the \ igned to the ⁻		le							
PS2:PS	0: Prescale	Rate Select	bits								
	Bit Value	TMR0 Rate	WDT Rate								
	000 001 010	1:2 1:4 1:8	1:1 1:2 1:4								
	011	1:16	1:8								
	100	1:32	1:16								
	101	1:64	1:32 1:64								
	110 111	1 : 128 1 : 256	1:128								
		1.200	•								
Legend	:										
R = Rea	adable bit	VV =	Writable bit	U = Unimp	lemented	bit, read as	'0'				
- n – Va	lue at POR	'1' =	Bit is set	'0' = Bit is	cleared	x = Bit is u	nknown				

2.2.2.3 **INTCON Register**

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

- n = Value at POR

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh, 18Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x			
	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF			
	bit 7							bit 0			
bit 7	GIE: Globa	GIE: Global Interrupt Enable bit									
	 1 = Enables all unmasked interrupts 0 = Disables all interrupts 										
bit 6	PEIE: Peri	pheral Interr	upt Enable	bit							
		es all unmas es all periph		eral interrupts	3						
bit 5	TOIE: TMR	0 Overflow	Interrupt Er	able bit							
		es the TMR0 es the TMR0									
bit 4	INTE: RB0/INT External Interrupt Enable bit										
	 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 										
bit 3	RBIE: RB	Port Change	e Interrupt E	nable bit							
	 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt 										
bit 2	T0IF: TMR0 Overflow Interrupt Flag bit										
	 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow 										
bit 1	INTF: RB0	/INT Externa	al Interrupt	Flag bit							
				nt occurred (in t did not occ	must be clear sur	ed in softwa	are)				
bit 0	RBIF: RB I	Port Change	e Interrupt F	lag bit							
	 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state 										
	Legend:										
	R = Reada	ble bit	VV = V	Vritable bit	U = Unim	plemented l	oit, read as '	0'			

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

2.2.2.4 **PIE1** Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

REGISTER 2-4:	PIE1 REGI	STER (AD	DRESS:	8Ch)								
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE				
	bit 7							bit 0				
bit 7	PSPIE ⁽¹⁾ : P	arallel Slav	e Port Read	d/Write Inter	rupt Enable bi	t						
	1 = Enables 0 = Disable											
bit 6	ADIE: A/D	Converter li	nterrupt Ena	able bit								
	1 = Enable: 0 = Disable			•								
bit 5	RCIE: USA	RT Receive	Interrupt E	nable bit								
	1 = Enables the USART receive interrupt											
	0 = Disable	D = Disables the USART receive interrupt										
bit 4	TXIE: USA	RT Transmi	t Interrupt E	nable bit								
	1 = Enables 0 = Disable			•								
bit 3	Unimplem	ented: Rea	d as '0'									
bit 2	CCP1IE: C	CP1 Interru	pt Enable b	it								
	1 = Enables		•									
	0 = Disable	s the CCP1	interrupt									
bit 1	TMR2IE: TI	MR2 to PR2	2 Match Inte	errupt Enabl	e bit							
				tch interrup								
				atch interrup	ot							
bit 0	TMR1IE: TI		-									
	1 = Enables			•								
	0 = Disable	s the TIVIR1	overnow II	iterrupt								
	Note 1.				070. alwaya m	aintain thia	hit cloar					

Note 1: PSPIE is reserved on the PIC16F870; always maintain this bit clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note:	Interrupt flag bits get set when an interrupt						
	condition occurs, regardless of the state of						
	its corresponding enable bit or the global						
	enable bit, GIE (INTCON<7>). User soft-						
	ware should ensure the appropriate inter-						
	rupt bits are clear prior to enabling an						
	interrupt.						

0.			DDILLOO.	uon)								
	R/W-0	R/W-0	R-0	R-0	U-0	R/W-0	R/W-0	R/W-0				
	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF				
	bit 7							bit 0				
	(1)											
bit 7	PSPIF⁽¹⁾: Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software)											
			peration ha		e (must be cle	eared in sof	tware)					
bit 6			nterrupt Fla									
bit 0			completed	•								
			on is not cor									
bit 5	RCIF: USA	RT Receive	e Interrupt F	lag bit								
	1 = The USART receive buffer is full											
			/e buffer is									
bit 4	TXIF: USART Transmit Interrupt Flag bit											
	 The USART transmit buffer is empty The USART transmit buffer is full 											
bit 3	Unimplem	ented: Rea	d as '0'									
bit 2	CCP1IF: C	CP1 Interru	pt Flag bit									
	Capture mode:											
	 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred 											
	Compare mode:											
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred 											
	PWM mode:											
1.1.4	Unused in				.,							
bit 1				errupt Flag b		ara)						
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred 											
bit 0	TMR1IF: T	MR1 Overfl	ow Interrup	t Flag bit								
			•	•	ed in software)							
			not overflow									
	Note 1:	PSPIF is r	eserved on	the PIC16F	870; always m	aintain this	bit clear.					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bit for the EEPROM write operation interrupt.

REGISTER 2-6:	PIE2 REGISTER (ADDRESS: 8Dh)							
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
	_		—	EEIE	_	—	—	—
	bit 7							bit 0
bit 7-5	Unimplemented: Read as '0'							
bit 4	EEIE: EEP	ROM Write	Operation I	nterrupt Ena	able bit			
	1 = Enable 0 = Disable							
bit 3-0	Unimplem	ented: Rea	d as '0'					
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unim	plemented	bit, read as '	0'
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit i	s cleared	x = Bit is u	nknown

2.2.2.7 PIR2 Register

The PIR2 register contains the flag bit for the EEPROM write operation interrupt.

```
Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.
```

REGISTER 2-7: PIR2 REGISTER (ADDRESS: 0Dh)

U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
—	—	—	EEIF	—	—	_	—
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 **EEIF**: EEPROM Write Operation Interrupt Flag bit

- 1 = The write operation completed (must be cleared in software)
- 0 = The write operation is not complete or has not been started

bit 3-0 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.8 PCON Register

bit bit

bit

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset.

Note: BOR is unknown on POR. It must be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not predictable if the brown-out circuit is disabled (by clearing the BOREN bit in the configuration word).

REGISTER 2-8: PCON REGISTER (ADDRESS: 8Eh)

- n = Value at POR

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1
_	—	—	—	—	—	POR	BOR
bit 7							bit (
Unimpleme	nted: Read	d as '0'					
POR: Power	-on Reset	Status bit					
1 = No Powe	er-on Rese	t occurred					
0 = A Power	-on Reset	occurred (m	ust be set i	n software afte	er a Power-	on Reset of	ccurs)
BOR: Brown	n-out Reset	t Status bit					
1 = No Brow	n-out Rese	et occurred					
0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)							
		,					,
Legend:							
R = Readab	la hit	W = W	ritable bit	LI = Unimr	lemented l	bit, read as '	'O'

'0' = Bit is cleared


'1' = Bit is set

x = Bit is unknown

2.3 PCL and PCLATH

The Program Counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

2.3.2 STACK

The PIC16FXXX family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Program Memory Paging

The PIC16FXXX architecture is capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide 11 bits of the address, which allows branches within any 2K program memory page. Therefore, the 8K words of program memory are broken into four pages. Since the PIC16F872 has only 2K words of program memory or one page, additional code is not required to ensure that the correct page is selected before a CALL or GOTO instruction is executed. The PCLATH<4:3> bits should always be maintained as zeros. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped off the stack. Manipulation of the PCLATH is not required for the return instructions.


2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select register, FSR. Reading the INDF register itself indirectly (FSR = 0) will read 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-4.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

NEXT	movlw movwf clrf incf btfss goto	0x20 FSR INDF FSR,F FSR,4 NEXT	;initialize pointer ;to RAM ;clear INDF register ;inc pointer ;all done? ;no clear next
CONTIN	UE		
:			;yes continue



NOTES:

3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The Data EEPROM and FLASH Program Memory are readable and writable during normal operation over the entire VDD range. A bulk erase operation may not be issued from user code (which includes removing code protection). The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are six SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. The registers EEDATH and EEADRH are not used for data EEPROM access. The PIC16F870/871 devices have 64 bytes of data EEPROM with an address range from 0h to 3Fh.

The EEPROM data memory is rated for high erase/ write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to the specifications for exact limits.

The program memory allows word reads and writes. Program memory access allows for checksum calculation and calibration table storage. A byte or word write automatically erases the location and writes the new data (erase before write). Writing to program memory will cease operation until the write is complete. The program memory cannot be accessed during the write, therefore code cannot execute. During the write operation, the oscillator continues to clock the peripherals, and therefore, they continue to operate. Interrupt events will be detected and essentially "queued" until the write is completed. When the write completes, the next instruction in the pipeline is executed and the branch to the interrupt vector address will occur.

When interfacing to the program memory block, the EEDATH:EEDATA registers form a two-byte word, which holds the 14-bit data for read/write. The EEADRH:EEADR registers form a two-byte word, which holds the 13-bit address of the FLASH location being accessed. The PIC16F870/871 devices have 2K words of program FLASH with an address range from 0h to 7FFh. The unused upper bits in both the EEDATH and EEDATA registers all read as '0's.

The value written to program memory does not need to be a valid instruction. Therefore, up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

3.1 EEADR

The address registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program FLASH. However, the PIC16F870/871 have 64 bytes of data EEPROM and 2K words of program FLASH.

When selecting a program address value, the MSByte of the address is written to the EEADRH register and the LSByte is written to the EEADR register. When selecting a data address value, only the LSByte of the address is written to the EEADR register.

On the PIC16F870/871 devices, the upper two bits of the EEADR must always be cleared to prevent inadvertent access to the wrong location in data EEPROM. This also applies to the program memory. The upper five MSbits of EEADRH must always be clear during program FLASH access.

3.2 EECON1 and EECON2 Registers

The EECON1 register is the control register for configuring and initiating the access. The EECON2 register is not a physically implemented register, but is used exclusively in the memory write sequence to prevent inadvertent writes.

There are many bits used to control the read and write operations to EEPROM data and FLASH program memory. The EEPGD bit determines if the access will be a program or data memory access. When clear, any subsequent operations will work on the EEPROM data memory. When set, all subsequent operations will operate in the program memory.

Read operations only use one additional bit, RD, which initiates the read operation from the desired memory location. Once this bit is set, the value of the desired memory location will be available in the data registers. This bit cannot be cleared by firmware. It is automatically cleared at the end of the read operation. For EEPROM data memory reads, the data will be available in the EEDATA register in the very next instruction cycle after the RD bit is set. For program memory reads, the data will be loaded into the EEDATH:EEDATA registers, following the second instruction after the RD bit is set.

Write operations have two control bits, WR and WREN, and two status bits, WRERR and EEIF. The WREN bit is used to enable or disable the write operation. When WREN is clear, the write operation will be disabled. Therefore, the WREN bit must be set before executing a write operation. The WR bit is used to initiate the write operation. It also is automatically cleared at the end of the write operation. The interrupt flag EEIF is used to determine when the memory write completes. This flag must be cleared in software before setting the WR bit. For EEPROM data memory, once the WREN bit and the WR bit have been set, the desired memory address in EEADR will be erased, followed by a write of the data in EEDATA. This operation takes place in parallel with the microcontroller continuing to execute normally. When the write is complete, the EEIF flag bit will be set. For program memory, once the WREN bit and the WR bit have been set, the microcontroller will cease to execute instructions. The desired memory location pointed to by EEADRH:EEADR will be erased. Then, the data value in EEDATH:EEDATA will be programmed. When complete, the EEIF flag bit will be set and the microcontroller will continue to execute code.

The WRERR bit is used to indicate when the PIC16F870/871 devices have been reset during a write operation. WRERR should be cleared after Power-on Reset. Thereafter, it should be checked on any other RESET. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, following a RESET, the user should check the WRERR bit and rewrite the memory location, if set. The contents of the data registers, address registers and EEPGD bit are not affected by either MCLR Reset, or WDT Time-out Reset, during normal operation.

REGISTER 3-1: EECON1 REGISTER (ADDRESS: 18Ch)

- n = Value at POR

	R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0		
	EEPGD	_	_	_	WRERR	WREN	WR	RD		
	bit 7				•			bit 0		
bit 7	EEPGD: Program/Data EEPROM Select bit									
	1 = Access	es program	memory							
		0 = Accesses data memory								
	(This bit ca	nnot be cha	inged while	a read or w	rite operation is	in progres	s.)			
bit 6-4	Unimplem	ented: Rea	d as '0'							
bit 3	WRERR: E	EPROM Er	ror Flag bit							
	1 = A write	e operation	is prematur	ely terminat	ed (any MCLR	Reset or a	ny WDT Re	eset during		
		l operation)								
	0 = The w	rite operatio	n complete	d						
bit 2	WREN: EE	PROM Writ	e Enable bi	t						
		write cycles								
	0 = Inhibits	write to the	EEPROM							
bit 1	WR: Write	Control bit								
		-			by hardware on	ce write is	complete.	The WR bit		
			,	n software.)						
		cycle to the	EEPROM IS	s complete						
bit 0	RD: Read (
	1 = Initiates an EEPROM read. (RD is cleared in hardware. The RD bit can only be set (not cleared) in software.)									
	0 = Does not initiate an EEPROM read									
	Legend:									
	•	hla hit	10/ 1/	Vritable hit		omontod L	t road as f	0,		
	R = Reada		vv = v	Vritable bit	U = Unimpl	emented b	ii, read as	U		

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

3.3 Reading the EEPROM Data Memory

Reading EEPROM data memory only requires that the desired address to access be written to the EEADR register and clear the EEPGD bit. After the RD bit is set, data will be available in the EEDATA register on the very next instruction cycle. EEDATA will hold this value until another read operation is initiated or until it is written by firmware.

The steps to reading the EEPROM data memory are:

- 1. Write the address to EEDATA. Make sure that the address is not larger than the memory size of the PIC16F870/871 devices.
- 2. Clear the EEPGD bit to point to EEPROM data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

EXAMP	'LE 3-1:		EPROM DATA READ
BSF	STATUS,	RP1	;
	STATUS,		;Bank 2
MOVF	ADDR, W		;Write address
MOVWF	EEADR		;to read from
	STATUS,	RP0	;Bank 3
BCF	EECON1,	EEPG	D ; Point to Data memory

;Bank 2

;W = EEDATA

;Start read operation

EXAMPLE 3-1: EEPROM DATA READ

The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the PIC16F870/871 devices.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)
 - Write AAh to EECON2 in two steps (first to W, then to EECON2)
 - Set the WR bit

EXAMPLE 3-2:

- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware.) If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to clear, to indicate the end of the program cycle.

EEPROM DATA WRITE

	FLE J-Z.		
BSF	STATUS, F	RP1	;
BSF	STATUS, F	RP0	;Bank 3
BTFSC	EECON1, W	VR.	;Wait for
GOTO	\$-1		;write to finish
BCF	STATUS, F	RP0	;Bank 2
MOVF	ADDR, W		;Address to
	EEADR		;write to
MOVF	VALUE, W		;Data to
MOVWF	EEDATA		;write
BSF	STATUS, F	RP0	;Bank 3
BCF	EECON1, E	EEPGD	;Point to Data memory
BSF	EECON1, W	VREN	;Enable writes
			;Only disable interrupts
BCF	INTCON, C	JIE	; if already enabled,
			;otherwise discard
MOVLW	0x55		;Write 55h to
MOVWF	EECON2		;EECON2
MOVLW	0xAA		;Write AAh to
MOVWF	EECON2		; EECON2
BSF	EECON1, V	VR.	;Start write operation
			;Only enable interrupts
BSF	INTCON, C	GIE	; if using interrupts,
			;otherwise discard
BCF	EECON1, W	VREN	;Disable writes

3.4 Writing to the EEPROM Data Memory

EECON1, RD

EEDATA, W

STATUS, RPO

BSF

BCF

MOVF

There are many steps in writing to the EEPROM data memory. Both address and data values must be written to the SFRs. The EEPGD bit must be cleared, and the WREN bit must be set, to enable writes. The WREN bit should be kept clear at all times, except when writing to the EEPROM data. The WR bit can only be set if the WREN bit was set in a previous operation (i.e., they both cannot be set in the same operation). The WREN bit should then be cleared by firmware after the write. Clearing the WREN bit before the write actually completes will not terminate the write in progress.

Writes to EEPROM data memory must also be prefaced with a special sequence of instructions that prevent inadvertent write operations. This is a sequence of five instructions that must be executed without interruptions. The firmware should verify that a write is not in progress before starting another cycle.

3.5 Reading the FLASH Program Memory

Reading FLASH program memory is much like that of EEPROM data memory, only two NOP instructions must be inserted after the RD bit is set. These two instruction cycles that the NOP instructions execute, will be used by the microcontroller to read the data out of program memory and insert the value into the EEDATH:EEDATA registers. Data will be available following the second NOP instruction. EEDATH and EEDATA will hold their value until another read operation is initiated, or until they are written by firmware.

The steps to reading the FLASH program memory are:

- 1. Write the address to EEADRH:EEADR. Make sure that the address is not larger than the memory size of the PIC16F870/871 devices.
- 2. Set the EEPGD bit to point to FLASH program memory.
- 3. Set the RD bit to start the read operation.
- 4. Execute two NOP instructions to allow the microcontroller to read out of program memory.
- 5. Read the data from the EEDATH:EEDATA registers.

BSF	STATUS, RP1	;
BCF	STATUS, RPO	;Bank 2
MOVF	ADDRL, W	;Write the
MOVWF	EEADR	;address bytes
MOVF	ADDRH,W	;for the desired
MOVWF	EEADRH	;address to read
BSF	STATUS, RPO	;Bank 3
BSF	EECON1, EEPGD	;Point to Program memory
BSF	EECON1, RD	;Start read operation
NOP		;Required two NOPs
NOP		;
BCF	STATUS, RPO	;Bank 2
MOVF	EEDATA, W	;DATAL = EEDATA
MOVWF	DATAL	;
MOVF	EEDATH,W	;DATAH = EEDATH
MOVWF	DATAH	;

EXAMPLE 3-3: FLASH PROGRAM READ

3.6 Writing to the FLASH Program Memory

Writing to FLASH program memory is unique, in that the microcontroller does not execute instructions while programming is taking place. The oscillator continues to run and all peripherals continue to operate and queue interrupts, if enabled. Once the write operation completes (specification D133), the processor begins executing code from where it left off. The other important difference when writing to FLASH program memory is that the WRT configuration bit, when clear, prevents any writes to program memory (see Table 3-1).

Just like EEPROM data memory, there are many steps in writing to the FLASH program memory. Both address and data values must be written to the SFRs. The EEPGD bit must be set, and the WREN bit must be set to enable writes. The WREN bit should be kept clear at all times, except when writing to the FLASH program memory. The WR bit can only be set if the WREN bit was set in a previous operation (i.e., they both cannot be set in the same operation). The WREN bit should then be cleared by firmware after the write. Clearing the WREN bit before the write actually completes will not terminate the write in progress.

Writes to program memory must also be prefaced with a special sequence of instructions that prevent inadvertent write operations. This is a sequence of five instructions that must be executed without interruption for each byte written. These instructions must then be followed by two NOP instructions to allow the microcontroller to setup for the write operation. Once the write is complete, the execution of instructions starts with the instruction after the second NOP.

The steps to write to program memory are:

- 1. Write the address to EEADRH:EEADR. Make sure that the address is not larger than the memory size of the PIC16F870/871 devices.
- 2. Write the 14-bit data value to be programmed in the EEDATH:EEDATA registers.
- 3. Set the EEPGD bit to point to FLASH program memory.
- 4. Set the WREN bit to enable program operations.
- 5. Disable interrupts (if enabled).
- 6. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)
 - Write AAh to EECON2 in two steps (first to W, then to EECON2)
 - Set the WR bit
- 7. Execute two NOP instructions to allow the microcontroller to setup for write operation.
- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.

At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set. (EEIF must be cleared by firmware.) Since the microcontroller does not execute instructions during the write cycle, the firmware does not necessarily have to check either EEIF, or WR, to determine if the write had finished.

EXAMPLE 3-4: FLASH PROGRAM WRITE

BSF BCF	STATUS, RP1 STATUS, RP0	; ;Bank 2
	ADDRL, W	
	EEADR	;of desired
MOVF		
MOVWF	, EEADRH	1 5 1
	VALUEL, W	
	EEDATA	;program at
MOVF	VALUEH, W	;desired memory
MOVWF	EEDATH	;location
BSF	STATUS, RPO	;Bank 3
BSF	EECON1, EEPGD	;Point to Program memory
BSF	EECON1, WREN	;Enable writes
		;Only disable interrupts
BCF	INTCON, GIE	; if already enabled,
		;otherwise discard
MOVLW	0x55	;Write 55h to
MOVWF	EECON2	;EECON2
MOVLW	0xAA	;Write AAh to
	EECON2	;EECON2
BSF	EECON1, WR	;Start write operation
NOP		;Two NOPs to allow micro
NOP		;to setup for write
		;Only enable interrupts
BSF	INTCON, GIE	
		;otherwise discard
BCF	EECON1, WREN	;Disable writes

3.7 Write Verify

The PIC16F870/871 devices do not automatically verify the value written during a write operation. Depending on the application, good programming practice may dictate that the value written to memory be verified against the original value. This should be used in applications where excessive writes can stress bits near the specified endurance limits.

3.8 Protection Against Spurious Writes

There are conditions when the device may not want to write to the EEPROM data memory or FLASH program memory. To protect against these spurious write conditions, various mechanisms have been built into the PIC16F870/871 devices. On power-up, the WREN bit is cleared and the Power-up Timer (if enabled) prevents writes.

The write initiate sequence and the WREN bit together, help prevent any accidental writes during brown-out, power glitches, or firmware malfunction.

3.9 Operation While Code Protected

The PIC16F870/871 devices have two code protect mechanisms, one bit for EEPROM data memory and two bits for FLASH program memory. Data can be read and written to the EEPROM data memory, regardless of the state of the code protection bit, CPD. When code protection is enabled and CPD cleared, external access via ICSP is disabled, regardless of the state of the program memory code protect bits. This prevents the contents of EEPROM data memory from being read out of the device.

The state of the program memory code protect bits, CP0 and CP1, do not affect the execution of instructions out of program memory. The PIC16F870/871 devices can always read the values in program memory, regardless of the state of the code protect bits. However, the state of the code protect bits and the WRT bit will have different effects on writing to program memory. Table 4-1 shows the effect of the code protect bits and the WRT bit on program memory.

Once code protection has been enabled for either EEPROM data memory or FLASH program memory, only a full erase of the entire device will disable code protection.

3.10 FLASH Program Memory Write Protection

The configuration word contains a bit that write protects the FLASH program memory, called WRT. This bit can only be accessed when programming the PIC16F870/871 devices via ICSP. Once write protection is enabled, only an erase of the entire device will disable it. When enabled, write protection prevents any writes to FLASH program memory. Write protection does not affect program memory reads.

Con	Configuration Bits		Momentie	Internal	Internal	ICSP Read	ICSP Write	
CP1	CP0	WRT	Memory Location	Read	Write	ICSP Read	ICSP Write	
0	0	x	All program memory	Yes	No	No	No	
0	1	0	Unprotected areas	Yes	No	Yes	No	
0	1	0	Protected areas	Yes	No	No	No	
0	1	1	Unprotected areas	Yes	Yes	Yes	No	
0	1	1	Protected areas	Yes	No	No	No	
1	0	0	Unprotected areas	Yes	No	Yes	No	
1	0	0	Protected areas	Yes	No	No	No	
1	0	1	Unprotected areas	Yes	Yes	Yes	No	
1	0	1	Protected areas	Yes	No	No	No	
1	1	0	All program memory	Yes	No	Yes	Yes	
1	1	1	All program memory	Yes	Yes	Yes	Yes	

TABLE 3-1: READ/WRITE STATE OF INTERNAL FLASH PROGRAM MEMORY

TABLE 3-2: REGISTERS ASSOCIATED WITH DATA EEPROM/PROGRAM FLASH

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Dh	EEADR	EEPROM	Address	xxxx xxxx	uuuu uuuu						
10Fh	EEADRH				EEPRON	1 Address,	xxxx xxxx	uuuu uuuu			
10Ch	EEDATA	EEPROM	EEPROM Data Register, Low Byte								uuuu uuuu
10Eh	EEDATH		_	EEPRON	/I Data Re	gister, Higl	xxxx xxxx	uuuu uuuu			
18Ch	EECON1	EEPGD	_	_	— — WRERR WREN WR RD						x u000
18Dh	EECON2	EEPROM Control Register2 (not a physical register)								_	_

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during FLASH/EEPROM access.

Note 1: These bits are reserved; always maintain these bits clear.

4.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

4.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).

Note:	On a Power-on Reset, these pins are
	configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 4-1:	INITIALIZING PORTA

	LL 7 -1.		
BCF	STATUS,	RP0	;
BCF	STATUS,	RP1	;Bank0
CLRF	PORTA		;Initialize PORTA by
			;clearing output
			;data latches
BSF	STATUS,	RP0	;Select Bank 1
MOVLW	0x06		;Configure all pins
MOVWF	ADCON1		;as digital inputs
MOVLW	0xCF		;Value used to
			;initialize data
			;direction
MOVWF	TRISA		;Set RA<3:0> as
			;inputs
			;RA<5:4> as outputs
			;TRISA<7:6> are
			;always read as '0'.
L			

FIGURE 4-1: BLOCK DIAGRAM OF

RA3:RA0 AND RA5 PINS





FIGURE 4-2:

BLOCK DIAGRAM OF RA4/T0CKI PIN



Name	Bit#	Buffer	Function					
RA0/AN0	bit0	TTL	Input/output or analog input.					
RA1/AN1	bit1	TTL	Input/output or analog input.					
RA2/AN2	bit2	TTL	Input/output or analog input.					
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or VREF.					
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.					
RA5/AN4	bit5	TTL	Input/output or analog input.					

TABLE 4-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
05h	PORTA			RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	—	—	PORTA	PORTA Data Direction Register						11 1111
9Fh	ADCON1	ADFM	_	_		PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.


4.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Three pins of PORTB are multiplexed with the Low Voltage Programming function: RB3/PGM, RB6/PGC and RB7/PGD. The alternate functions of these pins are described in the Special Features Section.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>). This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.


This interrupt on mismatch feature, together with software configurable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, *"Implementing Wake-up on Key Stroke"* (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in Section 11.10.1.

FIGURE 4-4: BLO

BLOCK DIAGRAM OF RB7:RB4 PINS



Name	Bit#	Buffer	Function					
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.					
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.					
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.					
RB3/PGM	bit3	TTL/ST ⁽¹⁾	Input/output pin or programming pin in LVP mode. Internal software programmable weak pull-up.					
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.					
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.					
RB6/PGC	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming clock.					
RB7/PGD	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change) or In-Circuit Debugger pin. Internal software programmable weak pull-up. Serial programming data.					

TABLE 4-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt or LVP mode.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
86h, 186h	TRISB	PORTB [PORTB Data Direction Register								1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

4.3 PORTC and the TRISC Register


PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as the destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 4-5:

PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/ PWM1 output.
RC3	bit3	ST	Input/output port pin.
RC4	bit4	ST	Input/output port pin.
RC5	bit5	ST	Input/output port pin.
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive or Synchronous Data.

TABLE 4-5:PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu
87h	TRISC	PORTC	PORTC Data Direction Register							1111 1111	1111 1111

Legend: x = unknown, u = unchanged


4.4 PORTD and TRISD Registers

This section is not applicable to the PIC16F870.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 4-6: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0.
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1.
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2.
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3.
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4.
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5.
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6.
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7.

TABLE 4-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 4-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTE	ORTD Data Direction Register							1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE		PORTE Da	ata Directio	n Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

4.5 **PORTE and TRISE Register**

This section is not applicable to the PIC16F870.

PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.

Register 4-1 shows the TRISE register, which also controls the parallel slave port operation.


PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs.

FIGURE 4-7: POR

PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



PIC16F870/871

REGISTER 4-1:	TRISE REGISTER (ADDRESS: 89h)											
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1				
	IBF	OBF	IBOV	PSPMODE		Bit2	Bit1	Bit0				
	bit 7											
bit 7	Parallel Slave Port Status/Control Bits IBF: Input Buffer Full Status bit											
	 1 = A word has been received and is waiting to be read by the CPU 0 = No word has been received 											
bit 6	OBF: Outp	out Buffer Fu	ull Status bit									
		 1 = The output buffer still holds a previously written word 0 = The output buffer has been read 										
bit 5	IBOV: Inpu	ut Buffer Ov	erflow Dete	ct bit (in Microp	processor m	ode)						
	 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred 											
bit 4	PSPMODE	E: Parallel S	lave Port M	ode Select bit								
		el Slave Por										
		al Purpose I										
bit 3	Unimplemented: Read as '0' <u>PORTE Data Direction Bits</u>											
h it 0												
bit 2	1 = Input	tion Control	bit for pin r	RE2/CS/AN7								
	1 = Input 0 = Output	t										
bit 1	-		bit for pin F	RE1/WR/AN6								
	1 = Input 0 = Output											
bit 0	Bit0: Direction Control bit for pin RE0/RD/AN5											
	1 = Input											
	0 = Output	t										
	Legend:											
	R = Reada	able bit	W = \	Vritable bit	U = Unimr	plemented b	oit, read as '	0'				
	- n = Value			Bit is set	'0' = Bit is		x = Bit is u					

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in Parallel Slave Port mode or analog input: RD 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected.)
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in Parallel Slave Port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected).
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input: CS 1 = Device is not selected 0 = Device is selected

TABLE 4-9:PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
09h	PORTE					—	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	-	PORTE Data Direction Bits		0000 -111	0000 -111	
9Fh	ADCON1	ADFM	—	—	_	PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

4.6 Parallel Slave Port

The Parallel Slave Port is not implemented on the PIC16F870.

PORTD operates as an 8-bit wide Parallel Slave Port or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In Slave mode, it is asynchronously readable and writable by the external world through RD control input pin RE0/RD and WR control input pin RE1/WR.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG3:PCFG0 (ADCON1<3:0>) must be set to configure pins RE2:RE0 as digital I/O.


There are actually two 8-bit latches. One for data output and one for data input. The user writes 8-bit data to the PORTD data latch and reads data from the port pin latch (note that they have the same address). In this mode, the TRISD register is ignored, since the microprocessor is controlling the direction of data flow.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. When either the \overline{CS} or \overline{WR} lines become high (level triggered), the Input Buffer Full (IBF) status flag bit (TRISE<7>) is set on the Q4 clock cycle, following the next Q2 cycle, to signal the write is complete (Figure 4-9). The interrupt flag bit, PSPIF (PIR1<7>), is also set on the same Q4 clock cycle. IBF can only be cleared by reading the PORTD input latch. The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if a second write to the PSP is attempted when the previous byte has not been read out of the buffer.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 4-10), indicating that the PORTD latch is waiting to be read by the external bus. When either the \overline{CS} or \overline{RD} pin becomes high (level triggered), the interrupt flag bit PSPIF is set on the Q4 clock cycle, following the next Q2 cycle, indicating that the read is complete. OBF remains low until data is written to PORTD by the user firmware.

When not in PSP mode, the IBF and OBF bits are held clear. However, if flag bit IBOV was previously set, it must be cleared in firmware.

An interrupt is generated and latched into flag bit PSPIF when a read or write operation is completed. PSPIF must be cleared by the user in firmware and the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).






FIGURE 4-10: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 4-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	Port Data Latch when written: Port pins when read						xxxx xxxx	uuuu uuuu		
09h	PORTE	—	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	ata Direct	ion bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	ADFM				PCFG3	PCFG2	PCFG1	PCFG0	0- 0000	0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

PIC16F870/871

NOTES:

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Additional information on the Timer0 module is available in the PIC® Mid-Range MCU Family Reference Manual (DS33023).


Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 will increment either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 5.3 details the operation of the prescaler.

5.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0, will clear the
	prescaler count, but will not change the
	prescaler assignment.

REGISTER 5-1: OPTION_REG REGISTER

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0		
	bit 7							bit 0		
bit 7	RBPU									
bit 6	INTEDG									
bit 5	TOCS: TM	R0 Clock So	urce Select	bit						
	1 = Transi	tion on T0CK	l pin							
	0 = Interna	al instruction	cycle clock	(CLKO)						
bit 4	T0SE: TMR0 Source Edge Select bit									
		1 = Increment on high-to-low transition on T0CKI pin								
	0 = Increm	nent on low-to	o-high trans	sition on TOC	CKI pin					
bit 3	PSA: Prescaler Assignment bit									
	 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module 									
bit 2-0		Prescaler Ra								
	Bit Value	TMR0 Rate	WD1 Rate	e						
	000	1:2	1:1							
	001 010	1:4 1:8	1:2 1:4							
	010	1:16	1:8							
	100	1:32	1:16							
	101	1:64	1:32							
	110	1:128	1:64							
	111	1 : 256	1 : 128							
	Legend:									
	R = Reada	able bit	VV = V	Vritable bit	U = Unimpl	lemented b	it, read as '	D '		
	- n = Value		'1' = E	Bit is set	'0' = Bit is o		x = Bit is ur			
- · ·					uence shown ir					

Note: To avoid an unintended device RESET, the instruction sequence shown in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

TABLE 5-1:	REGISTERS ASSOCIATED WITH TIMER0
------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
01h,101h	TMR0	Timer0	Timer0 Module's Register							xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

 $\label{eq:logend: constraint} \begin{array}{ll} \mbox{Legend: } & \mbox{x = unknown, u = unchanged, $-$ = unimplemented locations read as '0'. } \\ & \mbox{Shaded cells are not used by Timer0.} \end{array}$

PIC16F870/871

NOTES:

TIMER1 MODULE 6.0

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- · As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

ER 6-1:	11CON: TIMER1 CONTROL REGISTER (ADDRESS: 10h)										
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N			
	bit 7							bit 0			
bit 7-6	Unimplem	ented: Rea	ad as '0'								
bit 5-4	T1CKPS1:	T1CKPS0:	Timer1 Inpu	t Clock Pres	cale Select bit	S					
	-	rescale valu									
		rescale valu									
		rescale valı rescale valı									
bit 3		TIOSCEN: Timer1 Oscillator Enable Control bit									
		1 = Oscillator is enabled									
	0 = Oscilla	tor is shut-	off (the oscill	ator inverter	is turned off to	eliminate p	ower drain)			
bit 2	T1SYNC: 7	Fimer1 Exte	ernal Clock Ir	nput Synchro	onization Contr	ol bit					
	When TMF										
			e external cl								
	0 = Synchr When TMF		nal clock inp	out							
			ner1 uses th	e internal clo	ock when TMR	1CS = 0.					
bit 1		•	ck Source Se								
					(I (on the rising	edae)					
		 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) 									
bit 0	TMR1ON:	Timer1 On	bit								
	1 = Enable	s Timer1									
	0 = Stops 7	Timer1									
	Legend:										
	R = Reada	ble bit	W = V	Vritable bit	U = Unimpl	emented b	it, read as '()'			
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown			

T1CON: TIMER1 CONTROL REGISTER (ADDRESS: 10b) **REGISTER 6-1:**

6.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect, since the internal clock is always in sync.

6.2 Timer1 Counter Operation

Timer1 may operate in either a Synchronous, or an Asynchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

FIGURE 6-1: TIMER1 INCREMENTING EDGE

6.3 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.




FIGURE 6-2: TIMER1 BLOCK DIAGRAM

6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low power oscillator, rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Typ	е	Freq.	C2					
LP		32 kHz	33 pF					
		100 kHz	15 pF	15 pF				
		200 kHz	15 pF	15 pF				
These	va	lues are for	design guida	nce only.				
Crystals Tested:								
32.768 kl	± 20 PPM							
100 kH:	Z	Epson C-2	100.00 KC-P	± 20 PPM				
200 kH:	Z	STD XTL	200.000 kHz ± 20 PPM					
 Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time. 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 								

6.6 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1							
	module will not set interrupt flag bit							
	TMR1IF (PIR1<0>).							

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRH:CCPRL register pair effectively becomes the period register for Timer1.

6.7 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other RESET, except by the CCP1 special event trigger.

T1CON register is reset to 00h on a Power-on Reset, or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

6.8 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all c	e on other SETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
0Eh	TMR1L	Holding R	egister fo	r the Least	Significant	Byte of the	16-bit TM	R1 Registe	er	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding R	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						xxxx	xxxx	uuuu	uuuu	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.


The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

FIGURE 7-1: TIMER2 BLOCK DIAGRAM



REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

				•			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7	Unimplemented: Read	l as '0'								
bit 6-3	TOUTPS3:TOUTPS0:	Timer2 Output Postscale	e Select bits							
	0000 = 1:1 Postscale									
	0001 = 1:2 Postscale									
	0010 = 1:3 Postscale									
	•									
	•									
	• 1111 = 1:16 Postscale									
bit 2	TMR2ON: Timer2 On b	it								
	1 = Timer2 is on									
	0 = Timer2 is off									
bit 1-0	T2CKPS1:T2CKPS0: T	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits								
	00 = Prescaler is 1									
	01 = Prescaler is 4									
	1x = Prescaler is 16									
	Legend:									
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'							

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (POR, MCLR Reset, WDT Reset, or BOR)

TMR2 is not cleared when T2CON is written.

7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate shift clock.

TABLE 7-1:	REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Valu all c RES	other
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	-	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
11h	TMR2	Timer2 M	lodule's Re	gister						0000	0000	0000	0000
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 Period Register								1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Table 8-1 shows the resources and interactions of the CCP module. In the following sections, the operation of a CCP module is described.

8.1 CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will reset Timer1 and start an A/D conversion (if the A/D module is enabled). Additional information on CCP modules is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023) and in application note AN594, "Using the CCP Modules" (DS00594).

TABLE 8-1: CCP MODE - TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 8-1: CCP1CON REGISTER REGISTER (ADDRESS: 17h/1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

bit 7-6	Unimplemented: Read as '0'								
bit 5-4	CCP1X:CCP1Y: PWM Lea	st Significant bits							
	<u>Capture mode</u> : Unused								
	<u>Compare mode:</u> Unused								
	<u>PWM mode:</u> These bits are the two LSb	s of the PWM duty cy	cle. The eight MSbs a	re found in CCPR1L.					
bit 3-0	 These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in C CCP1M3:CCP1M0: CCP1 Mode Select bits 0000 = Capture/Compare/PWM disabled (resets CCP1 module) 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 16th rising edge 0101 = Compare mode, set output on match (CCP1IF bit is set) 1001 = Compare mode, clear output on match (CCP1IF bit is set) 1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1IF bit is set, CC								
	Legend:								
	R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'					
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

8.2 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge


The type of event is configured by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new value.

8.2.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 pin is configured as an
	output, a write to the port can cause a
	capture condition.

FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



8.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

8.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in Operating mode.

8.2.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 8-1:	CHANGING BETWEEN
	CAPTURE PRESCALERS

-			Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load the W reg with
		;	the new prescaler
		;	move value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with this
		;	value


8.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



8.3.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force								
	the RC2/CCP1 compare output latch to								
	the default low level. This is not the								
	PORTC I/O data latch.								

8.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.3.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

8.3.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if A/D module is enabled). This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

Note: The special event trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

8.4 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 8.4.3.

FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 8-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 8-4: PWM OUTPUT



8.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 7.1) is
	not used in the determination of the PWM
	frequency. The postscaler could be used
	to have a servo update rate at a different
	frequency than the PWM output.

8.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitch-free PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

Resolution =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

8.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFFh	0xFFh	0xFFh	0x3Fh	0x1Fh	0x17h
Maximum Resolution (bits)	10	10	10	8	7	6.5

TABLE 8-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

TABLE 8-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	all o	ie on other SETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
87h	TRISC	PORTC [PORTC Data Direction Register									1111	1111
0Eh	TMR1L	Holding F	Register	for the Leas	st Significa	nt Byte of th	e 16-bit TN	/IR1 Regist	ter	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding F	Register	for the Mos	t Significan	t Byte of the	e 16-bit TM	IR1 Regist	er	xxxx	xxxx	uuuu	uuuu
10h	T1CON		_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00	0000	uu	uuuu
15h	CCPR1L	Capture/0	Capture/Compare/PWM Register1 (LSB)								xxxx	uuuu	uuuu
16h	CCPR1H	Capture/0	Capture/Compare/PWM Register1 (MSB)							xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on the PIC16F870; always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, B	-	Valu all o RES	ther
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 0	00x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -	000	0000	-000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -	000	0000	-000
87h	TRISC	PORTC D	Data Directio	n Register						1111 1	111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000 0	000	0000	0000
92h	PR2	Timer2 M	odule's Peri	od Register						1111 1	111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0	000	-000	0000
15h	CCPR1L	Capture/C	Capture/Compare/PWM Register1 (LSB)								xxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Capture/Compare/PWM Register1 (MSB)								xxx	uuuu	uuuu
17h	CCP1CON	_	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0	000	00	0000
Logond		(n	. I		monted rea							•	

TABLE 8-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

9.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

REGISTER 9-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS: 98h)

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R /W-0	R-1	, R/W-0
	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D
	bit 7							bit 0
bit 7	CSRC: Cloc	k Source Se	elect bit					
	<u>Asynchronou</u> Don't care	<u>us mode:</u>						
	<u>Synchronous</u> 1 = Master n 0 = Slave mo	node (clock			m BRG)			
bit 6	TX9 : 9-bit Tr	ansmit Enal	ole bit					
	1 = Selects 9 0 = Selects 8							
bit 5	TXEN: Tran	smit Enable	bit					
	1 = Transmit 0 = Transmit							
	Note: S	SREN/CREM	l overrides	TXEN in Sy	nc mode.			
bit 4	SYNC: USA	RT Mode Se	elect bit					
	1 = Synchron 0 = Asynchron		9					
bit 3	Unimpleme	nted: Read	as '0'					
bit 2	BRGH: High	Baud Rate	Select bit					
	Asynchronou 1 = High spe 0 = Low spe	ed						
	Synchronous							
	Unused in th							
bit 1	TRMT: Trans	smit Shift Re	gister Statu	s bit				
	1 = TSR emp 0 = TSR full	pty						
bit 0	TX9D: 9th bi	it of Transm	it Data, can	be parity bit				
	Legend:							
	R = Readabl	le bit	W = Wr	itable bit	U = Unimpl	emented b	it, read as '	0'
	- n = Value a	at POR	'1' = Bit	is set	'0' = Bit is c	leared	x = Bit is ur	nknown

PIC16F870/871

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
	bit 7							bit (
bit 7	SPEN: Sei	rial Port Ena	ble bit								
		port enabled		RC7/RX/D	T and RC6/T	X/CK pins a	as serial por	t pins)			
bit 6	-	Receive Ena									
		s 9-bit recep s 8-bit recep									
bit 5	SREN: Sin	gle Receive	Enable bit								
	<u>Asynchron</u> Don't care	ous mode:									
	<u>Synchronous mode - master:</u> 1 = Enables single receive 0 = Disables single receive										
	This bit is cleared after reception is complete. Synchronous mode - slave:										
	Synchrono Don't care	ous mode - s	lave:								
bit 4	CREN: Continuous Receive Enable bit										
	<u>Asynchronous mode:</u> 1 = Enables continuous receive 0 = Disables continuous receive										
	0 = Disables continuous receive Synchronous mode:										
	1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive										
bit 3	ADDEN: Address Detect Enable bit										
	 <u>Asynchronous mode 9-bit (RX9 = 1):</u> 1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit 										
bit 2	FERR: Framing Error bit										
		ng error (can		by reading	RCREG reg	ister and re	ceive next va	alid byte)			
bit 1	OERR: O	verrun Error	bit								
		in error (can		by clearing l	bit CREN)						
bit 0	RX9D: 9th	h bit of Rece	ived Data (c	an be parity	bit, but mus	t be calcula	ted by user	firmware)			
	Legend:							(0)			
	R = Reada		vv = vv	/ritable bit	0 = 0 nm	ipiemented	bit, read as	U			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

9.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 9-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 9-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

9.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 9-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	N/A

Legend: X = value in SPBRG (0 to 255)

TABLE 9-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 000x
99h	SPBRG	Baud Rat	e Genera	tor Regis		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

BAUD	F	osc = 20 M	lHz	F	osc = 16 N	IHz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129	
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64	
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15	
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7	
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4	
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4	
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2	
HIGH	1.221	-	255	0.977	-	255	0.610	-	255	
LOW	312.500	-	0	250.000	-	0	156.250	-	0	

TABLE 9-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD		Fosc = 4 M	Hz	Fosc = 3.6864 MHz					
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)			
0.3	0.300	0	207	0.3	0	191			
1.2	1.202	0.17	51	1.2	0	47			
2.4	2.404	0.17	25	2.4	0	23			
9.6	8.929	6.99	6	9.6	0	5			
19.2	20.833	8.51	2	19.2	0	2			
28.8	31.250	8.51	1	28.8	0	1			
33.6	-	-	-	-	-	-			
57.6	62.500	8.51	0	57.6	0	0			
HIGH	0.244	-	255	0.225	-	255			
LOW	62.500	-	0	57.6	-	0			

BAUD	F	osc = 20 M	Hz	F	osc = 16 M	Hz	Fosc = 10 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	-	-	-	-	-	-	-	-	
1.2	-	-	-	-	-	-	-	-	-	
2.4	-	-	-	-	-	-	2.441	1.71	255	
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64	
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31	
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21	
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18	
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10	
HIGH	4.883	-	255	3.906	-	255	2.441	-	255	
LOW	1250.000	-	0	1000.000		0	625.000	-	0	

TABLE 9-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	F	osc = 4 MH	łz	Fosc = 3.6864 MHz					
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)			
0.3	-	-	-	-	-	-			
1.2	1.202	0.17	207	1.2	0	191			
2.4	2.404	0.17	103	2.4	0	95			
9.6	9.615	0.16	25	9.6	0	23			
19.2	19.231	0.16	12	19.2	0	11			
28.8	27.798	3.55	8	28.8	0	7			
33.6	35.714	6.29	6	32.9	2.04	6			
57.6	62.500	8.51	3	57.6	0	3			
HIGH	0.977	-	255	0.9	-	255			
LOW	250.000	-	0	230.4	-	0			

9.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

9.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 9-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 9-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 9-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.




FIGURE 9-1: USART TRANSMIT BLOCK DIAGRAM

When setting up an Asynchronous Transmission, follow these steps:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 9.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

FIGURE 9-2: ASYNCHRONOUS MASTER TRANSMISSION




FIGURE 9-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 9-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	x000 0000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	nsmit Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	r Register	•					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.


9.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 9-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, and no further data will be received. It is therefore, essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a STOP bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.


Data Bus



Interrupt

FIGURE 9-5:

ASYNCHRONOUS RECEPTION



RCIF

RCIE

When setting up an Asynchronous Reception, follow these steps:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 9.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 9-	ABLE 9-6: REGISTERS ASSOCIATED WITH ASTNCHRONOUS RECEPTION											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS	
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x	
1Ah	RCREG	USART R	eceive Reg	gister						0000 0000	0000 0000	
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010	
99h	SPBRG	Baud Rate	e Generato		0000 0000	0000 0000						

 TABLE 9-6:
 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.


Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

9.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

When setting up an Asynchronous Reception with Address Detect enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register, to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer, and interrupt the CPU.






FIGURE 9-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST




TABLE 9-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 000x
1Ah	RCREG	USART Re	ceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generato	or Registe	r					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

9.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

9.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 9-6. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 9-9). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 9-10). This is advantageous when slow baud rates are selected, since the BRG is kept in RESET when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to hiimpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from Hi-Impedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 9.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Generat		0000 0000	0000 0000					

 TABLE 9-8:
 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.





FIGURE 9-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



9.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old RX9D information.

When setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 9.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000
Logond	Legend:unknownunimplemented read as '0'. Shaded calls are not used for superstrange master reception										

 TABLE 9-9:
 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.





9.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

9.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
19h	TXREG	USART Tr	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	0000 0000	0000 0000						

TABLE 9-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

9.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Reception, follow these steps:

- 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- 9. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 9-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870, always maintain these bits clear.

NOTES:

10.0 ANALOG-TO-DIGITAL (A/D) CONVERTER MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the 28-pin devices and eight for the other devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. The A/D conversion of the analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input that is software selectable to some combination of VDD, VSS, RA2, or RA3.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 10-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 10-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the $PIC^{®}$ Mid-Range MCU Family Reference Manual (DS33023).

REGISTER 10-1: ADCON0 REGISTER (ADDRESS: 1Fh)

ER 10-1:	1: ADCON0 REGISTER (ADDRESS: 1Fh)													
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0						
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON						
	bit 7							bit 0						
bit 7-6			Conversion C	lock Select	bits									
	00 = Fosc/ 01 = Fosc/	_												
	10 = FOSC/ 10 = FOSC/	-												
		11 = FRC (clock derived from the internal A/D module RC oscillator)CHS2:CHS0: Analog Channel Select bits												
bit 5-3														
	000 = Cha	nnel 0, (RAC	/AN0)											
		nnel 2, (RA2												
		nnel 3, (RA3	,											
		nnel 4, (RA5 nnel 5, (RE0												
		nnel 6, (RE1												
		nnel 7, (RE2												
bit 2	GO/DONE:	A/D Conve	rsion Status	bit										
	<u>If ADON =</u>													
				•		/D conversior		(I A/D						
		nversion no rsion is com		(this bit is a	utomatically	cleared by ha	irdware wr	ien the A/D						
bit 1	Unimplem	ented: Read	d as '0'											
bit 0	ADON: A/D) On bit												
			ule is operat		maa na ana	erating current								
					-	-								
	Note 1: These channels are not available on the PIC16F870 device.													
	Legend:]						
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented bi	t, read as '	0'						

'1' = Bit is set

'0' = Bit is cleared

n = Value at POR

x = Bit is unknown

REGISTER 10-2: ADCON1 REGISTER (ADDRESS: 9Fh)

U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.
0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

bit 6-4 Unimplemented: Read as '0'

bit 3-0 **PCFG3:PCFG0**: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN7 ⁽¹⁾ RE2	AN6 ⁽¹⁾ RE1	AN5 ⁽¹⁾ RE0	AN4 RA5	AN3 RA3	AN2 RA2	AN1 RA1	AN0 RA0	VREF+	VREF-	CHAN/ Refs ⁽²⁾
0000	А	А	А	А	A	Α	Α	Α	Vdd	Vss	8/0
0001	А	А	А	А	VREF+	Α	Α	Α	RA3	Vss	7/1
0010	D	D	D	А	А	Α	Α	Α	Vdd	Vss	5/0
0011	D	D	D	А	VREF+	Α	Α	Α	RA3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	Α	RA3	Vss	2/1
011x	D	D	D	D	D	D	D	D	Vdd	Vss	0/0
1000	А	А	А	А	VREF+	VREF-	Α	Α	RA3	RA2	6/2
1001	D	D	А	А	Α	Α	Α	Α	Vdd	Vss	6/0
1010	D	D	А	А	VREF+	Α	Α	Α	RA3	Vss	5/1
1011	D	D	А	А	VREF+	VREF-	Α	Α	RA3	RA2	4/2
1100	D	D	D	А	VREF+	VREF-	Α	Α	RA3	RA2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	А	RA3	RA2	2/2
1110	D	D	D	D	D	D	D	Α	Vdd	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	RA3	RA2	1/2

A = Analog input D = Digital I/O

Note 1: These channels are not available on the PIC16F870 device.

2: This column indicates the number of analog channels available as A/D inputs and the number of analog channels used as voltage reference inputs.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


The ADRESH:ADRESL registers contain the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared and the A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 10-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine sample time, see Section 10.1. After this acquisition time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D Conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set PEIE bit
 - Set GIE bit

- 3. Wait the required acquisition time.
- 4. Start conversion:
 Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts enabled); OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For the next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.



10.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 10-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 10-2. **The maximum recommended impedance for analog sources is 10 k** Ω . As the impedance is decreased, the acquisition time may

be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 10-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).


EQUATION 10-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF = 2 µs + TC + [(Temperature - 25°C)(0.05 µs/°C)] TC = CHOLD (RIC + RSs + Rs) In(1/2047) = -120 pF (1 kΩ + 7 kΩ + 10 kΩ) In(0.0004885) = 16.47 µs TACQ = 2 µs + 16.47 µs + [(50°C - 25°C)(0.05 µs/°C) = 19.72 µs

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.





10.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2 Tosc
- 8 Tosc
- 32 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 10-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 10-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Clock	AD Clock Source (TAD)							
Operation	ADCS1:ADCS0	Max.						
2 Tosc	00	1.25 MHz						
8 Tosc	01	5 MHz						
32 Tosc	10	20 MHz						
RC ^(1, 2, 3)	11	(Note 1)						

Note 1: The RC source has a typical TAD time of 4 μ s, but can vary between 2-6 μ s.

- 2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.
- 3: For extended voltage devices (LC), please refer to the Electrical Characteristics (Section 14.1 and 14.2).

10.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the device specifications.

10.4 A/D Conversions


Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next

FIGURE 10-3: A/D CONVERSION TAD CYCLES

acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

In Figure 10-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.




10.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D For-

mat Select bit (ADFM) controls this justification. Figure 10-4 shows the operation of the A/D result justification. The extra bits are loaded with '0'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 10-4: A/D RESULT JUSTIFICATION



10.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note:	For the A/D module to operate in SLEEP,
	the A/D clock source must be set to RC
	(ADCS1:ADCS0 = 11). To allow the con-
	version to occur during SLEEP, ensure the
	SLEEP instruction immediately follows the
	instruction that sets the GO/DONE bit.

10.6 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off, and any conversion is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3		Bit 1	Bit 0	Value on POR, BOR	V <u>alue o</u> n MCLR, WDT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
1Eh	ADRESH	A/D Resul	t Register	High Byt	te					xxxx xxxx	uuuu uuuu
9Eh	ADRESL	A/D Resul	t Register	Low Byte	e					xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	—	_	—	PCFG3	PCFG2	PCFG1	PCFG0	0-0000	0- 0000
85h	TRISA	—	_	PORTA	Data Directio	n Register				11 1111	11 1111
05h	PORTA	_	_	PORTA	Data Latch w	ad	0x 0000	Ou 0000			
89h ⁽¹⁾	TRISE	IBF	OBF	IBOV PSPMODE — PORTE Data Direction bits						0000 -111	0000 -111
09h ⁽¹⁾	PORTE	—	_	_	—	_	RE2	RE1	RE0	xxx	uuu

TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers/bits are not available on the 28-pin devices.

NOTES:

11.0 SPECIAL FEATURES OF THE CPU

The PIC16F870/871 devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide Power Saving Operating modes and offer code protection. These are:

- Oscillator Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming
- Low Voltage In-Circuit Serial Programming
- In-Circuit Debugger

PIC16F870/871 devices have a Watchdog Timer, which can be shut-off only through configuration bits. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry. SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits is used to select various options.

Additional information on special features is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

11.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. The erased, or unprogrammed value of the configuration word is 3FFFh. These bits are mapped in program memory location 2007h.

It is important to note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

REGISTER 11-1: CONFIGURATION WORD (ADDRESS 2007h)⁽¹⁾

REGIS	STER 1	1-1: C	ONFIGU	JRATI	ON W	ORD	(ADDRES	SS 200	7h) ⁽¹⁾						
CP1	CP0	DEBUG	—	WRT	CPD	LVP	BOREN	CP1	CP0	PWRTEN	WDTEN	FOSC1	FOSC0		
bit 13								•					bit 0		
bit 13-'	12,	CP1:CP0	: FLASH	l Progr	am Me	mory (Code Prote	ection bi	ts ⁽²⁾						
bit 5-4		11 = Cod													
		10 = Not													
		01 = Not 00 = Cod													
bit 11			•			lode									
bit II			: BUG: In-Circuit Debugger Mode = In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins												
			= In-Circuit Debugger disabled, RB6 and RB7 are dedicated to the debugger												
bit 10		Unimple	nimplemented: Read as '1'												
bit 9		WRT: FL	RT: FLASH Program Memory Write Enable												
		1 = Unpre	Unprotected program memory may be written to by EECON control												
		0 = Unpre	Unprotected program memory may not be written to by EECON control												
bit 8		CPD: Da	D: Data EE Memory Code Protection												
		1 = Code	•				4 4I								
L:4 7		0 = Data			•			E	L 14						
bit 7			-				ogramming			anablad					
							low voltage nust be use								
bit 6		BOREN:						- · · · F ·	- 3						
		1 = BOR													
		0 = BOR	disabled	I											
bit 3		PWRTEN	: Power	-up Tin	ner Ena	able bit	t(3)								
		1 = PWR													
		0 = PWR													
bit 2		WDTEN:		0	er Enat	ole bit									
		1 = WDT 0 = WDT													
bit 1-0		FOSC1:F			or Sole	oction I	hite								
bit 1-0		11 = RC				CUOIT	0113								
		10 = HS													
		01 = XT (
		00 = LP (oscillator												
		Legend:]		
		R = Read	lahla hit		۱.	<u> </u>	ritable bit		– Linim	nplemented	hit read	as 'O'			
		-n = Valu		R			t is set			s cleared		as u it is unkno			
		-n = valt	ie al PUI	N		i = Dl	115 561	0	= DIL I	sciedieu	x = B				

Note 1: The erased (unprogrammed) value of the configuration word is 3FFFh.

- 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.
- **3:** Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

11.2 Oscillator Configurations

11.2.1 OSCILLATOR TYPES

The PIC16F870/871 can be operated in four different Oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

11.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (Figure 11-1). The PIC16F870/ 871 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKI pin (Figure 11-2).

FIGURE 11-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)




FIGURE 11-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 11-1: CERAMIC RESONATORS

Ranges Tested:								
Mode Freq. OSC1 OSC2								
XT	455 kHz	68 - 100 pF	68 - 100 pF					
	2.0 MHz	15 - 68 pF	15 - 68 pF					
	4.0 MHz	15 - 68 pF	15 - 68 pF					
HS	8.0 MHz	10 - 68 pF	10 - 68 pF					
	16.0 MHz	10 - 22 pF	10 - 22 pF					

These values are for design guidance only. See notes following Table 11-2.

Resonators Used:						
455 kHz Panasonic EFO-A455K04B ± 0.3%						
2.0 MHz	Murata Erie CSA2.00MG	$\pm 0.5\%$				
4.0 MHz	$\pm 0.5\%$					
8.0 MHz Murata Erie CSA8.00MT ± 0.5%						
16.0 MHz Murata Erie CSA16.00MX ± 0.5%						
All resonators used did not have built-in capacitors.						

TABLE 11-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.	Cap. Range C1	Cap. Range C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15-33 pF	15-33 pF		
	20 MHz	15-33 pF	15-33 pF		

These values are for design guidance only. See notes following this table.


Crystals Used						
32 kHz	Epson C-001R32.768K-A	± 20 PPM				
200 kHz	STD XTL 200.000KHz	± 20 PPM				
1 MHz	ECS ECS-10-13-1	± 50 PPM				
4 MHz	ECS ECS-40-20-1	± 50 PPM				
8 MHz	EPSON CA-301 8.000M-C	± 30 PPM				
20 MHz	EPSON CA-301 20.000M-C	± 30 PPM				

- Note 1: Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** *R*_s may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - 4: When migrating from other PIC[®] devices, oscillator performance should be verified.

11.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 11-3 shows how the R/C combination is connected to the PIC16F870/871.

FIGURE 11-3: RC OSCILLATOR MODE



11.3 **RESET**

The PIC16F870/871 differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)


Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during SLEEP, and Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different RESET situations, as indicated in Table 11-4. These bits are used in software to determine the nature of the RESET. See Table 11-6 for a full description of RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 11-4.

These devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.





11.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V - 1.7V). To take advantage of the POR, tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Brown-out Reset may be used to meet the start-up conditions. For additional information, refer to Application Note, AN007, "Power-up Trouble Shooting" (DS00007).

11.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

11.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a delay of 1024 oscillator cycles (from OSC1 input) after the PWRT delay is over (if PWRT is enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or Wake-up from SLEEP.

11.7 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

11.8 Time-out Sequence

On power-up, the time-out sequence is as follows: The PWRT delay starts (if enabled) when a POR Reset occurs. Then OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F870/871 device operating in parallel.

Table 11-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 11-6 shows the RESET conditions for all the registers.

11.9 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has up to two bits depending upon the device.

Bit0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if bit BOR cleared, indicating a BOR occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable and is, therefore, not valid at any time.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oscillator Configuration	Power-	up	Brown-out	Wake-up from SLEEP	
	PWRTEN = 0	PWRTEN = 1	Brown-out		
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc	
RC	72 ms	—	72 ms	—	

TABLE 11-3: TIME-OUT IN VARIOUS SITUATIONS

POR	BOR	то	PD	
0	x	1	1	Power-on Reset
0	х	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 11-4: STATUS BITS AND THEIR SIGNIFICANCE

Legend: x = don't care, u = unchanged

TABLE 11-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 Ouuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Devices		Devices Power-on Reset, Brown-out Reset		Wake-up via WDT or Interrupt	
W	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	սսսս սսսս	
INDF	PIC16F870	PIC16F871	N/A	N/A	N/A	
TMR0	PIC16F870	PIC16F871	xxxx xxxx	uuuu uuuu	սսսս սսսս	
PCL	PIC16F870	PIC16F871	0000h	0000h	PC + 1 ⁽²⁾	
STATUS	PIC16F870	PIC16F871	0001 1xxx	000q quuu (3)	uuuq quuu ⁽³⁾	
FSR	PIC16F870	PIC16F871	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTA	PIC16F870	PIC16F871	0x 0000	0u 0000	uu uuuu	
PORTB	PIC16F870	PIC16F871	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTC	PIC16F870	PIC16F871	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTD	PIC16F870	PIC16F871	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PORTE	PIC16F870	PIC16F871	xxx	uuu	uuu	
PCLATH	PIC16F870	PIC16F871	0 0000	0 0000	u uuuu	
INTCON	PIC16F870	PIC16F871	0000 000x	0000 000u	uuuu uuuu (1)	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- **3:** See Table 11-5 for RESET value for specific condition.

TABLE 11-6:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt				
PIR1	PIC16F870	PIC16F871	r000 -000	r000 -000	ruuu -uuu (1)				
	PIC16F870	PIC16F871	0000 -000	0000 -000	uuuu -uuu (1)				
PIR2	PIC16F870	PIC16F871	0	0	u(1)				
TMR1L	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
TMR1H	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
T1CON	PIC16F870	PIC16F871	00 0000	uu uuuu	uu uuuu				
TMR2	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu				
T2CON	PIC16F870	PIC16F871	-000 0000	-000 0000	-uuu uuuu				
CCPR1L	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
CCPR1H	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
CCP1CON	PIC16F870	PIC16F871	00 0000	00 0000	uu uuuu				
RCSTA	PIC16F870	PIC16F871	0000 000x	0000 000x	uuuu uuuu				
TXREG	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu				
RCREG	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu				
ADRESH	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
ADCON0	PIC16F870	PIC16F871	0000 00-0	0000 00-0	uuuu uu-u				
OPTION_REG	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu				
TRISA	PIC16F870	PIC16F871	11 1111	11 1111	uu uuuu				
TRISB	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu				
TRISC	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu				
TRISD	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu				
TRISE	PIC16F870	PIC16F871	0000 -111	0000 -111	uuuu -uuu				
PIE1	PIC16F870	PIC16F871	r000 -000	r000 -000	ruuu -uuu				
	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu				
PIE2	PIC16F870	PIC16F871	0	0	u				
PCON	PIC16F870	PIC16F871	dd	uu	uu				
PR2	PIC16F870	PIC16F871	1111 1111	1111 1111	1111 1111				
TXSTA	PIC16F870	PIC16F871	0000 -010	0000 -010	uuuu -uuu				
SPBRG	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu				
ADRESL	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
ADCON1	PIC16F870	PIC16F871	0 0000	0 0000	u uuuu				
EEDATA	PIC16F870	PIC16F871	0 0000	0 0000	u uuuu				
EEADR	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
EEDATH	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
EEADRH	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu				
EECON1	PIC16F870	PIC16F871	x x000	u u000	u uuuu				
EECON2	PIC16F870	PIC16F871							

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 11-5 for RESET value for specific condition.




FIGURE 11-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1






FIGURE 11-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





SLOW RISE TIME (MCLR TIED TO VDD) **FIGURE 11-8:**

11.10 Interrupts

The PIC16F870/871 family has up to 14 sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interru	pt fla	flag bits		are	set,		
	regardless	of	the	status		of	their		
	corresponding mask bit, or the GIE bit.								

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register, INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.

FIGURE 11-9: INTERRUPT LOGIC



11.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 11.13 for details on SLEEP mode.

11.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 5.0).

11.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 4.2).

11.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, (i.e., W register and STATUS register). This will have to be implemented in software.

For the PIC16F870/871 devices, the register W_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., If W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1). The registers, PCLATH_TEMP and STATUS_TEMP, are only defined in bank 0.

Since the upper 16 bytes of each bank are common in the PIC16F870/871 devices, temporary holding registers W_TEMP, STATUS_TEMP, and PCLATH_TEMP should be placed in here. These 16 locations don't require banking and therefore, make it easier for context save and restore. The same code shown in Example 11-1 can be used.

EXAMPLE 11-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS,W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS TEMP	;Save status to bank zero STATUS TEMP register
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
MOVWF	PCLATH_TEMP	;Save PCLATH into W
CLRF	PCLATH	;Page zero, regardless of current page
:		
:(ISR)		;(Insert user code here)
:		
MOVF	PCLATH_TEMP, W	;Restore PCLATH
MOVWF	PCLATH	;Move W into PCLATH
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

11.12 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit WDTEN (Section 11.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.




FIGURE 11-10: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 11-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BOREN ⁽¹⁾	CP1	CP0	PWRTEN ⁽¹⁾	WDTEN	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 11-1 for operation of these bits.

11.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

11.13.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or peripheral interrupt.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write (PIC16F874/877 only).
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP Capture mode interrupt.
- 4. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 5. SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 7. USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- 9. EEPROM write operation completion

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

11.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



; Q1 Q2 Q3 Q4; Q1 Q2 Q3 Q OSC1 ////////////////////////////////////	4, Q1		; Q1 Q2 Q3 Q4; ;/~_/~_/^_/ ;//	011 021 031 04; 	Q1 Q2 Q3 Q4 \/\/\/\
INTF Flag (INTCON<1>)			Interrupt Latency	2)	
GIE bit (INTCON<7>)	Processor in SLEEP	 		i	1 1 1
INSTRUCTION FLOW		l l	1 I 1 I	1	I I
PC X PC X PC+1	X PC+2	PC+2	X PC + 2 X	<u> 0004h X</u>	0005h
$ \begin{array}{l} \text{Instruction} \\ \text{Fetched} \end{array} \Big\{ \begin{array}{l} \text{Inst}(\text{PC}) = \text{SLEEP} & \text{Inst}(\text{PC}+1) \end{array} \Big\} \\ \end{array} \\$		Inst(PC + 2)	1 1 1 1 1 1	Inst(0004h)	Inst(0005h)
Instruction Executed { Inst(PC - 1) SLEEP		Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
 Note 1: XT, HS or LP Oscillator mode assumed. 2: Tost = 1024 Tosc (drawing not to scale). This delay will not be there for RC Osc mode. 					

3: GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.

4: CLKO is not available in these Osc modes, but shown here for timing reference.

11.14 In-Circuit Debugger

When the DEBUG bit in the configuration word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 11-8 shows which features are consumed by the background debugger.

	TABLE 11-8:	DEBUGGER RESOURCES
--	-------------	--------------------

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Address 0000h must be NOP
	Last 100h words
Data Memory	0x070 (0x0F0, 0x170, 0x1F0)
	0x1EB - 0x1EF

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies.

11.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

11.16 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

11.17 In-Circuit Serial Programming

PIC16F870/871 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

When using ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect, both from an onstate to off-state. For all other cases of ICSP, the part may be programmed at the normal operating voltages. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

For complete details of serial programming, please refer to the EEPROM Memory Programming Specification for the PIC16F87X (DS39025).

11.18 Low Voltage ICSP Programming

The LVP bit of the configuration word enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP, using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM pin, provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low Voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
 - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal Operating mode. If RB3 floats high, the PIC16F870/871 devices will enter Programming mode.
 - LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the CONFIG register.
 - 6: Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted, that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

12.0 INSTRUCTION SET SUMMARY

Each PIC16F870/871 instruction is a 14-bit word, divided into an OPCODE, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The PIC16F870/871 instruction set summary in Table 12-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 12-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 12-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
ТО	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles, with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 12-2 lists the instructions recognized by the MPASM[™] assembler.

Figure 12-1 shows the general formats that the instructions can have.

Note:	To maintain upward compatibility with
	future PIC16F870/871 products, do not
	use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 12-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file r	egist	er op	eratio	ons	
13	8	7	6		0
OPCODE		d		f (FILE #)	
d = 0 for desi d = 1 for desi f = 7-bit file r	tinati	on f	dres	S	
Bit-oriented file reg	jister	· oper	ation	S	
13	10	9	7	6	0
OPCODE		b (Bl	T #)	f (FILE #)	
f = 7-bit file register address Literal and control operations General					
13		8	7		0
OPCODE				k (literal)	
k = 8-bit immediate value					
		10113	Unity		0
13 11	10				0
OPCODE			K (literal)	
k = 11-bit im	medi	iate v	alue		

A description of each instruction is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

TABLE 12-2:	PIC16F870/871 INSTRUCTION SET
-------------	-------------------------------

Mnemonic, Operands		Description	Cycles		14-Bit Opcode			Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	E REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		-
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE		RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CO	NTROL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk	-	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk		Z	
Note 1:	When an	I/O register is modified as a function of itse	elf (e.g., MOVE PO	RTB.	1), the v	alue us	ed will b	e that value	present

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2 TCY instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead making it a 2 TCY instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruc- tion is executed. If the result is 0, a NOP is executed instead, making it a 2 TCY instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

MOVF	Move f	
Syntax:	[<i>label</i>] MOVF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register f are moved to a destination dependant upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.	

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W	
Syntax:	[<i>label</i>] MOVLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k \rightarrow (W)$	
Status Affected:	None	
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.	

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

Rotate Left f through Carry
[<i>label</i>] RLF f,d
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
See description below
С
The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

RETURN	Return from Subroutine						
Syntax:	[label] RETURN						
Operands:	None						
Operation:	$TOS\toPC$						
Status Affected:	None						
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.						

RRF	Rotate Right f through Carry							
Syntax:	[<i>label</i>] RRF f,d							
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]							
Operation:	See description below							
Status Affected:	С							
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.							
	C Register f							

SUBLW	Subtract W from Literal					
Syntax:	[<i>label</i>] SUBLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k \text{ - } (W) \to (W)$					
Status Affected:	C, DC, Z					
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.					

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f,d						
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$						
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$						
Status Affected:	None						
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.						

XORWF	Exclusive OR W with f							
Syntax:	[label] XORWF f,d							
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$							
Operation:	(W) .XOR. (f) \rightarrow (destination)							
Status Affected:	Z							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.							

XORLW	Exclusive OR Literal with W					
Syntax:	[<i>label</i>] XORLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.					

13.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

13.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High level source code debugging
- Mouse over variable inspection
- · Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

13.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

13.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

13.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

13.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

13.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

13.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

13.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

13.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

13.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PIC microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

13.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PIC MCUs and can be used to develop for these and other PIC microcontrollers. The MPLAB ICD 2 utilizes the incircuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, singlestepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

13.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PIC devices without a PC connection. It can also set code protection in this mode.

13.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PIC devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

13.14 PICDEM 1 PIC MCU Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

13.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

13.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessarv hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

13.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

13.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8-, 14-, and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit, and jumpers allow on-board hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface. ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

13.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

13.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

13.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PIC microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature onboard LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

13.22 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

13.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

13.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

NOTES:


14.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	
Voltage on RA4 with respect to Vss	0 to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IiK (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, Iok (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD - \sum	/OH) x IOH} + Σ (VOI x IOL)
2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 r	nA <u>, may cause latch-up</u> .

- 2: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to VSS.
- 3: PORTD and PORTE are not implemented on the 28-pin devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





14.1 DC Characteristics: PIC16F870/871 (Industrial, Extended) PIC16LF870/871 (Commercial, Industrial)

PIC16L		1 Industrial)				ure -40°	litions (unless otherwise stated) $^{2}C \leq TA \leq +85^{\circ}C$ for Industrial $\leq TA \leq +70^{\circ}C$ for Commercial	
PIC16Fa (Indus		ktended)			litions (unless otherwise stated) $^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param No.	Sym	Characteristic	Min	Min Typ† Max Units Conditions				
	Vdd	Supply Voltage						
D001		PIC16LF870/871	2.0		5.5	V	All configurations. See Figure 14-2 for details.	
D001 D001A		PIC16F870/871	4.0 Vbor*	_	5.5 5.5	V V	All configurations. BOR enabled, FMAX = 14 MHz (Note 7) , -40°C to +85°C	
			VBOR	—	5.5	V	BOR enabled, FMAX = 10 MHz (Note 7) , -40°C to +125°C	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5	—	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V	See section on Power-on Reset for details	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details	
D005	VBOR	Brown-out Reset Voltage	3.7	4.0	4.35	V	BOREN bit in configuration word enabled	

These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active Operation mode are:
 - <u>OSC1</u> = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
 - **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
 - **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

14.1 DC Characteristics: PIC16F870/871 (Industrial, Extended) PIC16LF870/871 (Commercial, Industrial) (Continued)

PIC16LF870/871 (Commercial, Industrial)			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature -40°C} \leq TA \leq +85°C \mbox{ for Industrial} \\ \mbox{0°C} \leq TA \leq +70°C \mbox{ for Commercial} \end{array}$						
PIC16F8 (Indus		ttended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Sym	Characteristic	Min	Min Typ† Max Units Conditions					
	Idd	Supply Current ^(2,5)							
D010		PIC16LF870/871	—	0.6	2.0	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)		
D010A				20	35	μA	LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled		
D010		PIC16F870/871		1.6	4	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4)		
D013			—	7	15		HS osc configuration Fosc = 20 MHz, VDD = 5.5V, -40°C to +85°C		
				7	15	mA	HS osc configuration FOSC = 10 MHz, VDD = $5.5V$, $-40^{\circ}C$ to $+125^{\circ}C$		
D015*	∆lbor	Brown-out Reset Current ⁽⁶⁾	—	85	200	μA	BOR enabled, VDD = 5.0V		
	IPD	Power-down Current ^(3,5)							
D020 D021 D021A		PIC16LF870/871		7.5 0.8 0.9	30 4.5 5	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C		
D020 D20A		PIC16F870/871		10.5 10.5	42 60	μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT enabled, -40°C to +125°C		
D021 D021A D21B				1.5 1.5 1.5	16 19 30	μΑ μΑ μΑ	VDD = 4.0V, WDT disabled, -0° C to $+70^{\circ}$ C VDD = 4.0V, WDT disabled, -40° C to $+85^{\circ}$ C VDD = 4.0V, WDT disabled, -40° C to $+125^{\circ}$ C		
D023*	∆lbor	Brown-out Reset Current ⁽⁶⁾	_	85	200	μΑ	BOR enabled, $VDD = 5.0V$		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

DC CHA	RACTI	ERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial Operating voltage VDD range as described in DC spec Section 14.1 and Section 14.2.						
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss		0.15 Vdd	V	For entire VDD range		
D030A			Vss		0.8V	V	$4.5V \leq VDD \leq 5.5V$		
D031		with Schmitt Trigger buffer	Vss		0.2 Vdd	V			
D032		MCLR, OSC1 (in RC mode)	Vss	—	0.2 Vdd	V			
D033		OSC1 (in XT, HS and LP) Ports RC3 and RC4:	Vss	—	0.3 Vdd	V	(Note 1)		
D034		with Schmitt Trigger buffer	Vss		0.3 Vdd	V	For entire VDD range		
D034A		with SMBus	-0.5	—	0.6	V	For VDD = 4.5 to 5.5V		
	Vih	Input High Voltage							
		I/O ports:		—					
D040		with TTL buffer	2.0		Vdd	V	$4.5V \leq V \text{DD} \leq 5.5V$		
D040A			0.25 Vdd + 0.8V	—	Vdd	V	For entire VDD range		
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range		
D042		MCLR	0.8 Vdd		Vdd	V			
D042A		OSC1 (XT, HS and LP)	0.7 Vdd		Vdd	V	(Note 1)		
D043		OSC1 (in RC mode)	0.9 Vdd	—	Vdd	V			
		Ports RC3 and RC4:							
D044		with Schmitt Trigger buffer	0.7 Vdd	—	Vdd	V	For entire VDD range		
D044A		with SMBus	1.4		5.5	V	for VDD = 4.5 to 5.5V		
D070	Ipurb	PORTB Weak Pull-up Current	50	250	400	μA	VDD = 5V, VPIN = VSS		
	lı∟	Input Leakage Current (Notes 2, 3)							
D060		I/O ports	—	_	±1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance		
D061		MCLR, RA4/T0CKI	—	—	±5	μΑ	$Vss \leq V \text{PIN} \leq V \text{DD}$		
D063		OSC1	—	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration		

14.2 DC Characteristics: PIC16F870/871 (Industrial)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F870/871 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

14.2 DC Characteristics: PIC16F870/871 (Industrial) (Continued)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial Operating voltage VDD range as described in DC spec Section 14.1 and Section 14.2.						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	Vol	Output Low Voltage							
D080		I/O ports	_	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D083		OSC2/CLKO (RC osc config)	_	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
	Vон	Output High Voltage							
D090		I/O ports (Note 3)	Vdd - 0.7	-	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С		
D092		OSC2/CLKO (RC osc config)	Vdd - 0.7	-	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
D150*	Vod	Open Drain High Voltage	—	_	8.5	V	RA4 pin		
D100	Cosc2	Capacitive Loading Specs on Output Pins OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.		
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	_	50	pF			
D102	Св	SCL, SDA in I ² C mode		—	400	pF			
		Data EEPROM Memory							
D120	ED	Endurance	100K	—	—	E/W	25°C at 5V		
D121	Vdrw	VDD for read/write	Vmin	-	5.5	V	Using EECON to read/write VMIN = min operating voltage		
D122	TDEW	Erase/write cycle time	—	4	8	ms			
		Program FLASH Memory							
D130	Eр	Endurance	1000	—	—	E/W	25°C at 5V		
D131	Vpr	VDD for read	Vmin	—	5.5	V	VMIN = min operating voltage		
D132a		VDD for erase/write	Vmin	-	5.5	V	Using EECON to read/write, VMIN = min operating voltage		
D133	TPEW	Erase/Write cycle time	—	4	8	ms			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F870/871 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating voltage VDD range as described in DC specification (Section)						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	VIL	Input Low Voltage							
		I/O ports:							
D030		with TTL buffer	Vss	—	0.15 Vdd	V	For entire VDD range		
D030A			Vss	—	0.8V	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V			
D032		MCLR, OSC1 (in RC mode)	Vss	—	0.2 Vdd	V			
D033		OSC1 (in XT, HS and LP)	Vss	—	0.3 Vdd	V	(Note 1)		
		Ports RC3 and RC4:							
D034		with Schmitt Trigger buffer	Vss	—	0.3 Vdd	V	For entire VDD range		
D034A		with SMBus	-0.5	—	0.6	V	For VDD = 4.5 to 5.5V		
	Vih	Input High Voltage							
		I/O ports:		—					
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D040A			0.25 VDD + 0.8V		Vdd	V	For entire VDD range		
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range		
D042		MCLR	0.8 Vdd	—	Vdd	V			
D042A		OSC1 (XT, HS and LP)	0.7 Vdd	—	Vdd	V	(Note 1)		
D043		OSC1 (in RC mode)	0.9 Vdd	—	Vdd	V			
		Ports RC3 and RC4:							
D044		with Schmitt Trigger buffer	0.7 Vdd	—	Vdd	V	For entire VDD range		
D044A		with SMBus	1.4	—	5.5	V	For VDD = 4.5 to 5.5V		
D070A	IPURB	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS		
	lı∟	Input Leakage Current ^(2,3)							
D060		I/O ports	_	_	±1	μA	$Vss \le VPIN \le VDD,$ Pin at hi-impedance		
D061		MCLR, RA4/T0CKI	—	—	±5	μA	$Vss \leq VPIN \leq VDD$		
D063		OSC1	_	_	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration		

14.3 DC Characteristics: PIC16F870/871 (Extended)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F87X be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.

DC Characteristics: PIC16F870/871 (Extended) (Continued) 14.3

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating voltage VDD range as described in DC specification (Section)					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Vol	Output Low Voltage						
D080A		I/O ports	—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V	
D083A		OSC2/CLKO (RC osc config)	—	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V	
	Vон	Output High Voltage						
D090A		I/O ports ⁽³⁾	Vdd - 0.7	—		V	IOH = -2.5 mA, VDD = 4.5V	
D092A		OSC2/CLKO (RC osc config)	Vdd - 0.7	—	—	V	IOH = -1.0 mA, VDD = 4.5V	
D150*	Vod	Open Drain High Voltage	—	—	8.5	V	RA4 pin	
		Capacitive Loading Specs on Output Pins						
D100	Cosc2	OSC2 pin	_		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins and OSC2 (RC mode)	_	—	50	pF		
D102	Св	SCL, SDA (I ² C mode)	—	—	400	pF		
		Data EEPROM Memory						
D120	ED	Endurance	100K	—	_	E/W	25°C at 5V	
D121	Vdrw	VDD for read/write	VMIN	—	5.5	V	Using EECON to read/write, VMIN = min. operating voltage	
D122	TDEW	Erase/write cycle time	—	4	8	ms		
		Program FLASH Memory						
D130	Eр	Endurance	1000	—	—	E/W	25°C at 5V	
D131	Vpr	VDD for read	VMIN	—	5.5	V	VMIN = min operating voltage	
D132A		VDD for erase/write	Vmin	—	5.5	V	Using EECON to read/write, VMIN = min. operating voltage	
D133	TPEW	Erase/Write cycle time	_	4	8	ms		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F87X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

14.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	se letters (pp) and their meanings:		
рр			
СС	CCP1	OSC	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercas	se letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I	² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		







FIGURE 14-4: EXTERNAL CLOCK TIMING



Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKI Frequency	DC		4	MHz	XT and RC Osc mode
		(Note 1)	DC		4	MHz	HS Osc mode (-04)
			DC		20	MHz	HS Osc mode (-20)
			DC		200	kHz	LP Osc mode
		Oscillator Frequency	DC	_	4	MHz	RC Osc mode
		(Note 1)	0.1	_	4	MHz	XT Osc mode
			4	—	20	MHz	HS Osc mode
			5	_	200	kHz	LP Osc mode
1	Tosc	External CLKI Period	250	—	—	ns	XT and RC Osc mode
		(Note 1)	250	—	—	ns	HS Osc mode (-04)
			50	—	—	ns	HS Osc mode (-20)
			5	—	—	μS	LP Osc mode
		Oscillator Period	250	_	_	ns	RC Osc mode
		(Note 1)	250	_	10,000	ns	XT Osc mode
			250		250	ns	HS Osc mode (-04)
			50		250	ns	HS Osc mode (-20)
			5			μS	LP Osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	100		_	ns	XT oscillator
	TosH	or Low Time	2.5			μS	LP oscillator
			15		—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
			_		15	ns	HS oscillator

TABLE 14-1: EXTERNAL CLOCK TIMING REQUIREMENTS

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.




TABLE 14-2:	CLKO AND I/O TIMING REQUIREMENTS
-------------	---

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKO↓		—	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1↑ to CLKO↑			75	200	ns	(Note 1)
12*	TckR	CLKO rise time		_	35	100	ns	(Note 1)
13*	TckF	CLKO fall time		35	100	ns	(Note 1)	
14*	TckL2ioV	CLKO↓ to Port out valid			—	0.5 TCY + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLKO↑	Tosc + 200	—	—	ns	(Note 1)	
16*	TckH2iol	Port in hold after CLKO↑	0	—		ns	(Note 1)	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out val		100	255	ns		
18*	TosH2iol	I OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	Standard (F)	100	_	—	ns	
			Extended (LF)	200	—		ns	
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in	setup time)	0	—	—	ns	
20*	TIOR	Port output rise time	Standard (F)	_	10	40	ns	
			Extended (LF)		—	145	ns	
21*	TIOF	Port output fall time	Standard (F)		10	40	ns	
			Extended (LF)	_	—	145	ns	
22††*	TINP	INT pin high or low time	•	Тсү	—	—	ns	
23††*	Trbp	RB7:RB4 change INT high or low	/ time	Тсү	—	—	ns	

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

†† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKO output is 4 x Tosc.




FIGURE 14-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 14-7: BROWN-OUT RESET TIMING





TABLE 14-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μS	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	—		Tosc = OSC1 period
33*	TPWRT	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μS	
35	TBOR	Brown-out Reset pulse width	100	—	—	μS	$VDD \leq VBOR (D005)$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Sym		Characteristic		Min	Тур†	Мах	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width		No Prescaler	0.5 TCY + 20	—	_	ns	Must also meet
				With Prescaler	10			ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	TOCKI Low Pulse Width		0.5 TCY + 20	—	_	ns	Must also meet
		,		With Prescaler	10	—	_	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	TCY + 40	—		ns	
				With Prescaler	Greater of: 20 or <u>TcY + 40</u> N	_	_	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	H T1CKI High Time	Synchronous, Prescaler = 1		0.5 TCY + 20	—	_	ns	Must also meet
			Synchronous,	Standard(F)	15	—	_	ns	parameter 47
			Prescaler = 2,4,8	Extended(LF)	25	_		ns	
			Asynchronous	Standard(F)	30	—		ns	
				Extended(LF)	50	—		ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Pres	chronous, Prescaler = 1		—		ns	Must also meet
			Synchronous,	Standard(F)	15	—		ns	parameter 47
			Prescaler = 2,4,8	Extended(LF)	25	—	_	ns	
			Asynchronous	Standard(F)	30	—	—	ns	
				Extended(LF)	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	Standard(F)	<u>Greater of:</u> 30 or <u>Tcy + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				Extended(LF)	<u>Greater of:</u> 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	Standard(F)	60	—		ns	
				Extended(LF)	100		—	ns	
	Ft1	Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)			DC	—	200	kHz	
48	TCKEZtmr1	Delay from external	clock edge to time	r increment	2 Tosc	—	7 Tosc	_	

TABLE 14-4:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 14-5: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Sym	Ch	Min	Тур†	Max	Units	Conditions		
50*	TccL	* CCP1	No Prescaler		0.5 TCY + 20	_		ns	
		input low		Standard(F)	10		_	ns	
		time	With Prescaler	Extended(LF)	20	_	_	ns	
51*	TccH	CCP1 input high time	No Prescaler		0.5 TCY + 20	_	_	ns	
			With Prescaler	Standard(F)	10		_	ns	
		With Flescale		Extended(LF)	20	_	_	ns	
52*	TccP	CCP1 input period			<u>3 Tcy + 40</u> N	—	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 output rise time		Standard(F)	—	10	25	ns	
				Extended(LF)	—	25	50	ns	
54*	TccF	CCP1 output fall time		Standard(F)	—	10	25	ns	
				Extended(LF)	_	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 14-6: PARALLEL SLAVE PORT REQUIREMENTS (PIC16F871 ONLY)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
62	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup tir	id before $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ (setup time)				ns ns	Extended range only
63*	TwrH2dtl	$\overline{\text{WR}}$ f or $\overline{\text{CS}}$ f to data–in invalid (hold time)	Standard(F)	20			ns	
			Extended(LF)	35	_	-	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid	_		80 90	ns ns	Extended range only	
65	TrdH2dtl	RD↑ or CS↓ to data–out invalid	10		30	ns		
* These parameters are characterized but not tested								

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.






TABLE 14-7: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic			Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	Standard(F)		_	80	ns	
			Extended(LF)	_		100	ns	
121	Tckrf	Clock out rise time and fall time	Standard(F)	_	_	45	ns	
		(Master mode)	Extended(LF)	_	_	50	ns	
122	Tdtrf	Data out rise time and fall time	Standard(F)	_	—	45	ns	
			Extended(LF)		—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 14-12: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 14-8: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	<u>SYNC RCV (MASTER & SLAVE)</u> Data setup before CK ↓ (DT setup time)	15		_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_		ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 14-9:PIC16F870/871 (INDUSTRIAL)PIC16LF870/871 (INDUSTRIAL)

Param No.	Sym	Character	istic	Min	Тур†	Мах	Units	Conditions	
A01	Nr	Resolution			_	10-bits	bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$	
A03	EIL	Integral linearity error		—	—	< ± 1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$	
A04	Edl	Differential linearity e	rror	—	_	< ± 1	LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$	
A06	Eoff	Offset error		—	—	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$	
A07	Egn	Gain error		—	_	< ± 1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$	
A10	-	Monotonicity ⁽³⁾		—	guaranteed	—	—	$VSS \leq VAIN \leq VREF$	
A20	Vref	Reference voltage (VREF+ - VREF-)		2.0V	_	Vdd + 0.3	V		
A21	Vref+	Reference voltage High		Vdd - 2.5V		VDD + 0.3V	V	Must meet spec. A20	
A22	Vref-	Reference voltage Lo	W	Vss-0.3V		VREF+-2.0V	V	Must meet spec. A20	
A25	Vain	Analog input voltage		Vss – 0.3	_	VREF + 0.3	V		
A30	ZAIN	Recommended impedance of analog voltage source		—	_	10.0	kΩ		
A40	IAD	A/D conversion current (VDD)	Standard(F)	—	220	—	μΑ	Average current consumption	
			Extended(LF)	—	90	—	μΑ	when A/D is on (Note 1).	
A50	IREF	VREF input current (N	ote 2)	10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 10.1.	
				_	—	10	μΑ	During A/D Conversion cycle	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

3: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.




TABLE 14-10: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	Standard(F)	1.6	_		μS	Tosc based, VREF \geq 3.0V
			Extended(LF)	3.0	—	_	μS	Tosc based, VREF $\geq 2.0V$
			Standard(F)	2.0	4.0	6.0	μS	A/D RC Mode
			Extended(LF)	3.0	6.0	9.0	μS	A/D RC Mode
131	TCNV	Conversion time (not including S/H time) (Note 1)			-	12	TAD	
132	TACQ	Acquisition time		(Note 2)	40	_	μS	
				10*	_	_	μS	The minimum time is the ampli- fier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2 §	_	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 10.1 for min conditions.

NOTES:

15.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.








FIGURE 15-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)




© 2000-2013 Microchip Technology Inc.






















© 2000-2013 Microchip Technology Inc.
































FIGURE 15-13: TYPICAL AND MAXIMUM AlwDT vs. VDD OVER TEMPERATURE

































FIGURE 15-21: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO 125°C)





© 2000-2013 Microchip Technology Inc.

NOTES:

16.0 PACKAGING INFORMATION

16.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



Example



28-Lead SOIC



Example




28-Lead SSOP





Legend	1: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

Package Marking Information (Cont'd)



Example PIC16F871-I/P




Example



44-Lead TQFP



44-Lead PLCC




Example



28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES*			M	MILLIMETERS		
Dimens	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26	
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

* Controlling Parameter § Significant Characteristic

Notes:


Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

JEDEC Equivalent: MO-09 Drawing No. C04-070

28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*		MILLIMETERS		
Dimer	ision Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	φ	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* O sustana llina ar Da ana anta a							

* Controlling Parameter


§ Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013

28-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		INCHES			MILLIMETERS*		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.026			0.65		
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98	
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83	
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25	
Overall Width	Е	.299	.309	.319	7.59	7.85	8.10	
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38	
Overall Length	D	.396	.402	.407	10.06	10.20	10.34	
Foot Length	L	.022	.030	.037	0.56	0.75	0.94	
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25	
Foot Angle	¢	0	4	8	0.00	101.60	203.20	
Lead Width	В	.010	.013	.015	0.25	0.32	0.38	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-150 Drawing No. C04-073

40-Lead Plastic Dual In-line (P) – 600 mil (PDIP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES*			IILLIMETERS	6
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



nits n	MIN	NIGNA			MILLIMETERS*		
n		NOM	MAX	MIN	NOM	MAX	
		44			44		
р		.031			0.80		
n1		11			11		
А	.039	.043	.047	1.00	1.10	1.20	
A2	.037	.039	.041	0.95	1.00	1.05	
A1	.002	.004	.006	0.05	0.10	0.15	
L	.018	.024	.030	0.45	0.60	0.75	
(F)		.039		1.00			
¢	0	3.5	7	0	3.5	7	
E	.463	.472	.482	11.75	12.00	12.25	
D	.463	.472	.482	11.75	12.00	12.25	
E1	.390	.394	.398	9.90	10.00	10.10	
D1	.390	.394	.398	9.90	10.00	10.10	
С	.004	.006	.008	0.09	0.15	0.20	
В	.012	.015	.017	0.30	0.38	0.44	
СН	.025	.035	.045	0.64	0.89	1.14	
α	5	10	15	5	10	15	
β	5	10	15	5	10	15	
	φ E D E1 D1 c B CH α	φ 0 φ 0 E .463 D .463 E1 .390 D1 .390 c .004 B .012 CH .025 α 5	F) .039 ϕ 0 3.5 E .463 .472 D .463 .472 E1 .390 .394 D1 .390 .394 c .004 .006 B .012 .015 CH .025 .035 α 5 10	F) .039 ϕ 0 3.5 7 E .463 .472 .482 D .463 .472 .482 E1 .390 .394 .398 D1 .390 .394 .398 c .004 .006 .008 B .012 .015 .017 CH .025 .035 .045 α 5 10 15	F) .039 1.00 ϕ 0 3.5 7 0 E .463 .472 .482 11.75 D .463 .472 .482 11.75 E1 .390 .394 .398 9.90 C1 .390 .394 .398 9.90 C .004 .006 .008 0.09 B .012 .015 .017 0.30 CH .025 .035 .045 0.64 α 5 10 15 5	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	

* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES*		MILLIMETERS		
Dimensior	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	А	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

APPENDIX A: REVISION HISTORY

Revision A (December 1999)

Original data sheet for the PIC16F870/871 family.

Revision B (April 2003)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 14.0 have been updated and there have been minor corrections to the data sheet text.

Revision C (January 2013)

Added a note to each package outline drawing.

TABLE B-1: DEVICE DIFFERENCES

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Feature	PIC16F870	PIC16F871
On-chip Program Memory (Kbytes)	2K	2K
Data Memory (bytes)	128	128
Boot Block (bytes)	2048	512
Timer1 Low Power Option	Yes	No
I/O Ports	Ports A, B, C	Ports A, B, C, D, E
A/D Channels	5	8
External Memory Interface	No	No
Package Types	28-pin DIP, SOIC, SSOP	40-pin PDIP, 44-pin PLCC, TQFP

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC17C756 to a PIC18F8720.

Not Applicable

APPENDIX D: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442." The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX E: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18CXXX Migration." This Application Note is available as Literature Number DS00726.

NOTES:

INDEX

Α

	70
A/D Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADIF Bit	
ADRESH Register	
ADRESL Register	
Analog Port Pins	41, 42
Associated Registers and Bits	
Calculating Acquisition Time	
Configuring Analog Port Pins	
Configuring the Interrupt	81
Configuring the Module	
Conversion Clock	83
Conversions	84
Delays	
Effects of a RESET	85
GO/DONE Bit	
Internal Sampling Switch (Rss) Impedance	82
Operation During SLEEP	
Result Registers	
Source Impedance	82
Time Delays	
Absolute Maximum Ratings	
ADCON0 Register	
ADCON1 Register	
ADRESH Registers	
ADRESL Register	
Analog-to-Digital Converter. See A/D.	14
Application Notes	
AN552 (Implementing Wake-up on Key Stroke)	25
AN556 (Implementing a Table Read)	
	24
Assembler	
Assembler MPASM Assembler	
Assembler MPASM Assembler Asynchronous Reception	111
Assembler MPASM Assembler Asynchronous Reception Associated Registers	111
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode)	111 69
Assembler MPASM Assembler Asynchronous Reception Associated Registers	111 69
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode)	111 69
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B	111 69 71
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory	111 69 71
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers Banking, Data Memory Baud Rate Generator (BRG)	111 69 71 11
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers Banking, Data Memory Baud Rate Generator (BRG) Associated Registers	111 69 71 11
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams	111 69 71 11 63
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D	111 69 71 11 63 81
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model	111 69 71 11 63 81 82
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation	111 69 71 11 63 81 82 56
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation	111 69 71 11 63 81 82 56 57
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic	111 69 71 11 63 81 56 57 97
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit	111 69 71 11 63 81 82 56 57 97 91
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F870	111 69 71 11 63 81 56 57 97 91 5
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F870 PIC16F871	111 69 71 11 63 81 56 57 97 91 5 6
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override)	111 69 71 11 63 81 56 57 97 91 5 6 37
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic. On-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode)	111 69 71 11 63 81 83 57 97 97 91 5 6 37 38
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD and PORTE (Parallel Slave Port)	111 69 71 11 63 81 82 57 97 97 91 5 6 37 38 42
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD and PORTE (Parallel Slave Port) PORTE (In I/O Port Mode)	111 69 71 11 63 81 82 63 57 97 97 97 37 38 42 39
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Compare Mode Operation Dn-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PWM Mode	111 69 71 11 63 81 82 56 57 97 97 97 38 37 38 39 38
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD and PORTE (Parallel Slave Port) PORTE (In I/O Port Mode)	111 69 71 11 63 81 82 56 57 97 97 97 38 37 38 39 38
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Compare Mode Operation Dn-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PWM Mode	111 69 71 11 63 81 82 57 97 97 97 38 33
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD and PORTE (Parallel Slave Port) PORTE (In I/O Port Mode) PWM Mode RA3:RA0 and RA5 Pins	111 69 71 11 63 81 83 82 57 97 97 97 38 37 38 33 33
Assembler MPASM Assembler Asynchronous Reception Associated Registers Asynchronous Reception (9-bit Mode) Associated Registers B Banking, Data Memory Baud Rate Generator (BRG) Associated Registers Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Mode Operation Compare Mode Operation Interrupt Logic On-Chip RESET Circuit PIC16F870 PIC16F871 PORTC (Peripheral Output Override) PORTD (In I/O Port Mode) PORTD (In I/O Port Mode) PORTE (In I/O Port Mode) PORTE (In I/O Port Mode) PWM Mode RA3:RA0 and RA5 Pins RA4/T0CKI Pin	111 69 71 11 63 81 83 57 97 97 97 37 38 33 33 35

Timer1 50
Timer2 53
USART Asynchronous Receive
USART Asynchronous Receive (9-bit Mode)
USART Transmit 66
Watchdog Timer
BOR. See Brown-out Reset.
BRGH Bit 63
Brown-out Reset (BOR)
BOR Status (BOR Bit) 23

С

C Compilers	
MPLAB C17	112
MPLAB C18	
MPLAB C30	
Capture/Compare/PWM (CCP)	55
Associated Registers	
Capture, Compare and Timer1	59
PWM and Timer2	
Capture Mode	56
CCP1IF	56
Prescaler	56
CCP Timer Resources	55
Compare	
Special Trigger Output of CCP1	57
Compare Mode	
Software Interrupt Mode	57
Special Event Trigger	57
PWM Mode	58
Duty Cycle	
Example Frequencies/Resolutions (table).	
PWM Period	
Setup for PWM Operation	59
Special Event Trigger and A/D Conversions	57
CCP. See Capture/Compare/PWM.	
CCP1CON Register	13
CCP1M0 Bit	
CCP1M1 Bit	
CCP1M2 Bit	
CCP1M3 Bit	
CCP1X Bit	
CCP1Y Bit	
CCPR1H Register	
CCPR1L Register	13, 55
Code Examples	
Changing Between Capture Prescalers	
EEPROM Data Read	
EEPROM Data Write	
FLASH Program Read	
FLASH Program Write	
Indirect Addressing	
	33
Saving STATUS, W and PCLATH Registers	00
in RAM	
Code Protected Operation	24
Data EEPROM and FLASH Program Memory	
Code Protection	
Configuration Bits	
Configuration Bits	
Conversion Considerations	
	100

D

Data EEPROM	27
Associated Registers	32
Code Protection	31
Reading	
Spurious Write Protection	31
Write Verify	31
Writing to	29
Data Memory	11
Bank Select (RP1:RP0 Bits)	11
General Purpose Registers	11
Register File Map	12
Special Function Registers	13
DC and AC Characteristics Graphs and Tables	137
DC Characteristics	
PIC16F870/871 (Extended)	123
PIC16F870/871 (Industrial)	121
PIC16F870/871 (Industrial, Extended) and	
PIC16LF870/871 (Commercial, Industrial)	119
Demonstration Boards	
PICDEM 1	114
PICDEM 17	114
PICDEM 18R PIC18C601/801	115
PICDEM 2 Plus	114
PICDEM 3 PIC16C92X	114
PICDEM 4	114
PICDEM LIN PIC16C43X	
PICDEM USB PIC16C7X5	115
PICDEM.net Internet/Ethernet	114
Development Support	111
Device Differences	157
Device Overview	5
Direct Addressing	25
-	

Ε

EEADR Register	
EEADRH Register	
EECON1 Register	
EECON2 Register	15, 27
EEDATA Register	
EEDATH Register	
Electrical Characteristics	117
Errata	4
Evaluation and Programming Tools	115

F

Firmware Instructions	
FLASH Program Memory	27
Associated Registers	32
Code Protection	31
Configuration Bits and Read/Write State	
Reading	
Spurious Write Protection	31
Write Protection	
Write Verify	
Writing to	
FSR Register	13, 14, 15

I

I/O Ports	
ID Locations	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
INDF Register	

Indirect Addressing	
FSR Register	11, 24
INDF Register	24
Instruction Descriptions	105
Instruction Format	
Instruction Set	103
ADDLW	
ADDWF	
ANDLW	
ANDWF	
BCF	
BSF	
BTFSC	
BTFSS	
CALL	
-	
CLRF	
CLRW	
CLRWDT	
COMF	
DECF	
DECFSZ	
GOTO	
INCF	107
INCFSZ	107
IORLW	107
IORWF	107
MOVF	108
MOVLW	108
MOVWF	108
NOP	
RETFIE	
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBLW	
SUBWF	
XORLW	
XORWF	-
Summary Table	104
INT Interrupt (RB0/INT). See Interrupt Sources.	
INTCON	
INTCON Register	- / -
GIE Bit	
INTE Bit	-
INTF Bit	18
PEIE Bit	18
RBIE Bit	18
RBIF Bit	18, 35
T0IE Bit	
Internal Sampling Switch (Rss) Impedance	
Interrupt Sources	
Interrupt-on-Change (RB7:RB4)	
RB0/INT Pin, External	
TMR0 Overflow	
USART Receive/Transmit Complete	
Interrupts, Context Saving During	
Interrupte, Context Daving During	

Interrupts, Enable Bits	
Global Interrupt Enable (GIE Bit)	6
Interrupt-on-Change (RB7:RB4) Enable	
(RBIE Bit)18, 9	7
Peripheral Interrupt Enable (PEIE Bit)1	8
RB0/INT Enable (INTE Bit)1	8
TMR0 Overflow Enable (T0IE Bit)1	8
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4)	
Flag (RBIF Bit)18, 35, 9	7
RB0/INT Flag (INTF Bit)1	8
TMR0 Overflow Flag (T0IF Bit)9	7
L	

Loading of PC2	4
Low Voltage In-Circuit Serial Programming	2

Μ

Master Clear (MCLR)	
MCLR Reset, Normal Operation	91, 93
MCLR Reset, SLEEP	
MCLR/VPP/THV Pin	7, 8
Memory Organization	
Data Memory	
Program Memory	11
Migration from High-End to Enhanced Devices	159
Migration from Mid-Range to Enhanced Devices	158
MPLAB ASM30 Assembler, Linker, Librarian	112
MPLAB ICD 2 In-Circuit Debugger	113
MPLAB ICE 2000 High Performance Universal	
In-Circuit Emulator	113
MPLAB ICE 4000 High Performance Universal	
In-Circuit Emulator	113
MPLAB Integrated Development	
Environment Software	111
MPLINK Object Linker/MPLIB Object Librarian	112

ο

OPCODE Field Descriptions	
OPTION	
OPTION Register	
OPTION_REG Register	
INTEDG Bit	
PSA Bit	
RBPU Bit	
TOCS Bit	
TOSE Bit	
OSC1/CLKI Pin	
OSC2/CLKO Pin	
Oscillator Configuration	
HS	
LP	
RC	89, 90, 92
XT	
Oscillator, WDT	
Oscillators	
Capacitor Selection	
Crystal and Ceramic Resonators	89
RC	
NO	

Ρ

•
Packaging149
Marking Information 149
Parallel Slave Port (PSP)
Associated Registers
RE0/RD/AN5 Pin 41, 42
RE1/WR/AN6 Pin
RE2/CS/AN7 Pin 41, 42
Select (PSPMODE Bit)
PCL Register
PCLATH Register
PCON Register
BOR Bit
POR Bit
PICkit 1 FLASH Starter Kit
PICSTART Plus Development Programmer
PIE1 Register
PIE2 Register
Pinout Descriptions
PIC16F870
PIC16F871
PIR1 Register
PIR2 Register
POP
POR. See Power-on Reset.
PORTA 7, 8
Associated Registers 34
PORTA Register 33
RA0/AN0 Pin7, 8
RA1/AN1 Pin7, 8
RA2/AN2/VREF- Pin
RA2/AN2/VREF- Pin
RA3/AN3/VREF+ Pin7
RA3/AN3/VREF+ Pin
RA4/T0CKI Pin
RA5/AN4 Pin
TRISA Register
PORTA Register
PORTB
PORTB Register
Pull-up Enable (RBPU Bit)
RB0/INT Edge Select (INTEDG Bit)
RB0/INT Pin
RB0/INT Pin
RB1 Pin
RB2 Pin
RB3/PGM Pin
RB4 Pin
RB5 Pin
RB6/PGC Pin7, 8
RB7/PGD Pin7, 8
RB7:RB4 Interrupt-on-Change 97
RB7:RB4 Interrupt-on-Change
Enable (RBIE Bit) 18, 97
RB7:RB4 Interrupt-on-Change
Flag (RBIF Bit) 18, 35, 97
TRISB Register
PORTB Register
.

PORTC
Associated Registers
PORTC Register
RC0/T1OSO/T1CKI Pin7, 8
RC1/T1OSI Pin
RC2/CCP1 Pin
RC3 Pin
RC4 Pin
RC5 Pin7, 8
RC6/TX/CK Pin7, 8, 62
RC7/RX/DT Pin
TRISC Register
PORTC Register
PORTD
Associated Registers
Parallel Slave Port (PSP) Function
PORTD Register
RD0/PSP0 Pin9
RD1/PSP1 Pin9
RD2/PSP2 Pin9
RD3/PSP3 Pin9
RD4/PSP4 Pin9
RD5/PSP5 Pin9
RD6/PSP6 Pin
RD7/PSP7 Pin
TRISD Register
PORTD Register13
PORTE9
Analog Port Pins41, 42
Associated Registers41
Input Buffer Full Status (IBF Bit)40
Input Buffer Overflow (IBOV Bit)
Output Buffer Full Status (OBF Bit)
Output Butter Full Status (OBF Bit)
PORTE Register
PORTE Register
PORTE Register
PORTE Register
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 13
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 13 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 17 Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 Porescaler, Timer0 Assignment (PSA Bit) Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 Poxecaler, Timer0 14, 53 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 169
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power Ontrol (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 15 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93 Program Memory 11
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 88 93 Program Memory 11 11 Interrupt Vector
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-odown (PD Bit) 91 Power-oup Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93 Program Memory 11 Interrupt Vector 11
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 88 93 Program Memory 11 11 Interrupt Vector
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-odown (PD Bit) 91 Power-oup Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93 Program Memory 11 Interrupt Vector 11
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 Poxe-up Timer (PWRT) 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Memory 11 Interrupt Vector 11 Map and Stack 11 Paging
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-oup Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 11 RESET Conditions 93 Program Memory

Pulse Width Modulation.		
See Capture/Compare/PWM, PWM Mode.		
PUSH		24
R		
RAM. See Data Memory.		
RCREG Register		13
RCSTA Register		
ADDEN Bit		62
CREN Bit		62
FERR Bit		62
OERR Bit		62
RX9 Bit		62
RX9D Bit		62
SPEN Bit	61,	62
SREN Bit		62
Register File		11
Register File Map		12
Registers		
ADCON0 (A/D Control 0)		
ADCON1 (A/D Control 1)		
CCP1CON (CCP Control 1)		
EECON1 (EEPROM Control 1)		28
INTCON		18
OPTION_REG		
PCON (Power Control)		
PIE1 (Peripheral Interrupt Enable 1)		
PIE2 (Peripheral Interrupt Enable 2)		
PIR1 (Peripheral Interrupt Request Flag 1)		
PIR2 (Peripheral Interrupt Request Flag 2)		
RCSTA (Receive Status and Control)		
STATUS		
T1CON (Timer1 Control)		
T2CON (Timer 2 Control)		
TRISE		
TXSTA (Transmit Status and Control)		
Reset	87,	91
MCLR Reset. See MCLR.		~~
RESET Conditions for All Registers		
RESET Conditions for PCON Register		
RESET Conditions for Program Counter		
RESET Conditions for STATUS Register		93
Reset		
Brown-out Reset (BOR). See Brown-out Reset (BOR)		
Power-on Reset (POR). See Power-on Reset (PO WDT Reset. See Watchdog Timer (WDT).	ĸ).	
Revision History	1	57
116101 1 115101 y	1	57

S

SCI. See USART Serial Communication Interface. See USART.	
SLEEP	87, 91, 100
Software Simulator (MPLAB SIM)	112
Software Simulator (MPLAB SIM30)	112
SPBRG	15
SPBRG Register	
Special Features of the CPU	87
Special Function Registers	13
Special Function Register Summary	13
Speed, Operating	1
SSPADD Register	15
SSPSTAT Register	15
Stack	
Overflows	24
Underflow	24

STATUS Register	
PD Bit	
TO Bit	
Synchronous Master Reception	
Associated Registers	75
Synchronous Master Transmission	
Associated Registers	73
Synchronous Slave Reception	
Associated Registers	77
Synchronous Slave Transmission	
Associated Registers	76

т

T1CKPS0 Bit	49
T1CKPS1 Bit	49
T1CON Register	
T1OSCEN Bit	
T1SYNC Bit	49
T2CKPS0 Bit	53
T2CKPS1 Bit	
T2CON Register	
TAD	
Time-out Sequence	
Timer0	
Associated Registers	
Clock Source Edge Select (T0SE Bit)	
Clock Source Select (TOCS Bit)	
External Clock	
Interrupt	
Overflow Enable (T0IE Bit)	
Overflow Flag (T0IF Bit)	
Overflow Interrupt	
Prescaler	
TOCKI	
Timer1	-
Associated Registers	
Asynchronous Counter Mode	52
Reading and Writing to	51
Counter Operation	
Incrementing Edge (figure)	
Operation in Asynchronous Counter Mode	
Operation in Synchronized Counter Mode	
Operation in Timer Mode	50
Operation in Timer Mode	
Capacitor Selection	
•	
Prescaler Resetting of Timer1 Register Pair	52
(TMR1H, TMR1L)	50
Resetting Timer1 Using a CCP Trigger Output	52
TMR1H	
TMRTH TMR1L	
Timer2	
Associated Registers	
Output	
Postscaler	
Prescaler	
Prescaler and Postscaler	54
Timing Diagrams	105
A/D Conversion	
Asynchronous Master Transmission	67
Asynchronous Master Transmission	-
(Back to Back)	67
Asynchronous Reception with	_
Address Byte First	71

Asynchronous Reception with
Address Detect 71
Brown-out Reset 129
Capture/Compare/PWM (CCP1) 131
CLKO and I/O 128
External Clock 126
Parallel Slave Port (PSP) Read 43
Parallel Slave Port (PSP) Write 43
RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
Slow Rise Time (MCLR Tied to VDD)
Time-out Sequence on Power-up
(MCLR Not Tied to VDD)
Case 1
Case 2
Time-out Sequence on Power-up
(MCLR Tied to VDD)
Timer0 and Timer1 External Clock
USART Asynchronous Reception
USART Synchronous Receive (Master/Slave)
USART Synchronous Reception
(Master Mode, SREN) 75
USART Synchronous Transmission73
USART Synchronous Transmission
(Master/Slave) 133
Wake-up from SLEEP via Interrupt 101
Timing Parameter Symbology 125
TMR0 Register 13, 15
TMR1CS Bit
TMR1H Register
TMR1L Register
1 MR10N Bit
TMR10N Bit
TMR2 Register 13
TMR2 Register
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB 15
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISC Register 14 TRISD 15
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISD Register 14
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISD 15 TRISD Register 14 TRISD Register 14 TRISD Register 14 TRISD Register 15 TRISD Register 14 TRISD Register 15 TRISD Register 14 TRISE 15
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14 TRISC 15 TRISC Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 40
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD 15 TRISD Register 14 TRISE Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 OBF Bit 40 PSPMODE Bit 38, 39, 40, 42
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14 TRISC 15 TRISC Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 40
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD 15 TRISD Register 14 TRISE Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 OBF Bit 40 PSPMODE Bit 38, 39, 40, 42
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 TISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 13
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 13 TXSTA 15
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB 15 TRISC 15 TRISC Register 14 TRISD 15 TRISD Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 13 TXSTA 15 TXSTA Register 14
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14 TRISC 15 TRISC Register 14 TRISD 15 TRISD Register 14 TRISE Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 13 TXSTA 15 TXSTA Register 14 BRGH Bit 61
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB 15 TRISC 15 TRISC Register 14 TRISD 15 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 13 TXSTA 15 TXSTA Register 14 BRGH Bit 61 CSRC Bit 61
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB Register 14, 15 TRISC 15 TRISC Register 14, 15 TRISC Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 14 TXSTA 15 TXSTA Register 14 BRGH Bit 61 CSRC Bit 61 TRMT Bit 61
TMR2 Register. 13 TMR2ON Bit 53 TOUTPS0 Bit 53 TOUTPS1 Bit 53 TOUTPS2 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TOUTPS3 Bit 53 TRISA 15 TRISA Register 14 TRISB 15 TRISC 15 TRISC Register 14 TRISD 15 TRISD Register 14 TRISD Register 14 TRISD Register 14 TRISE Register 14 TRISE Register 14 TRISE Register 14 IBF Bit 40 IBOV Bit 40 OBF Bit 38, 39, 40, 42 TXREG Register 13 TXSTA 15 TXSTA Register 14 BRGH Bit 61 CSRC Bit 61

U

Universal Synchronous Asynchronous Receiver Transmitter. See USART
USART
Address Detect Enable (ADDEN Bit)
Asynchronous Mode
Asynchronous Receive
Asynchronous Receive (9-bit Mode)70
Asynchronous Receive with Address Detect.
See Asynchronous Receive (9-bit Mode).
Asynchronous Reception
Asynchronous Transmitter
Baud Rate Generator (BRG)63
Baud Rate Formula
Baud Rates, Asynchronous Mode
(BRGH = 0)64
Baud Rates, Asynchronous Mode
(BRGH = 1)65
High Baud Rate Select (BRGH Bit)61
Sampling63
Clock Source Select (CSRC Bit)61
Continuous Receive Enable (CREN Bit) 62
Framing Error (FERR Bit)62
Overrun Error (OERR Bit)62
Receive Data, 9th bit (RX9D Bit)62
Receive Enable, 9-bit (RX9 Bit)62
Serial Port Enable (SPEN Bit)61, 62
Single Receive Enable (SREN Bit)62
Synchronous Master Mode72
Synchronous Master Reception74
Synchronous Master Transmission72
Synchronous Slave Mode76
Synchronous Slave Reception77
Synchronous Slave Transmit76
Transmit Data, 9th Bit (TX9D)61
Transmit Enable (TXEN Bit)61
Transmit Enable, Nine-bit (TX9 Bit)61
Transmit Shift Register Status (TRMT Bit)61

W

Wake-up from SLEEP	37, 100
Interrupts	
MCLR Reset	93
Timing Diagram	101
WDT Reset	93
Watchdog Timer	
Register Summary	
Watchdog Timer (WDT)	
Enable (WDTEN Bit)	99
Postscaler. See Postscaler, WDT.	
Programming Considerations	
RC Oscillator	99
Time-out Period	99
WDT Reset, Normal Operation	91, 93
WDT Reset, SLEEP	91, 93
Write Verify	
Data EEPROM and FLASH Program Memory	
WWW, On-Line Support	4

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:		Total Pages Sent			
Fro	m: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Application (optional):					
Wo	uld you like a reply?YN				
Dev	rice: PIC16F870/871	Literature Number: DS30569C			
Que	estions:				
1.	What are the best features of this document?				
2.	2. How does this document meet your hardware and software development needs?				
3.	B. Do you find the organization of this document easy to follow? If not, why?				
4.	What additions to the document do you think would en	hance the structure and subject?			
5.	What deletions from the document could be made with	out affecting the overall usefulness?			
6.	Is there any incorrect or misleading information (what a	and where)?			
7.	How would you improve this document?				

PIC16F870/871 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F870-I/SP 301 = Industrial temp., PDIP package, 20 MHz, normal VDD limits, QTP pattern #301.
Device	PIC16F870, PIC16F870T; VDD range 4.0V to 5.5V PIC16F871, PIC16F870T; VDD range 4.0V to 5.5V PIC16LF870X, PIC16LF870T; VDD range 2.0V to 5.5V PIC16LF871X, PIC16LF871T; VDD range 2.0V to 5.5V F = Normal VDD limits LP = Extended VDD limits T = In Tape and Reel - SOIC, SSOP, TQFP and PLCC packages only.	 b) PIC16F871-I/PT = Industrial temp., TQFP package, 20 MHz, Extended VDD limits. c) PIC16F871-I/P = Industrial temp., PDIP package, 20 MHz, normal VDD limits. d) PIC16LF870-I/SS = Industrial temp., SSOP package, DC - 20 MHz, extended VDD limits.
Temperature Range	blank(3) = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial)	
Package	$\begin{array}{rcl} PQ &= & MQFP \mbox{ (Metric PQFP)} \\ PT &= & TQFP \mbox{ (Thin Quad Flatpack)} \\ SO &= & SOIC \\ SP &= & Skinny \mbox{ Plastic Dip} \\ SS &= & SSOP \\ P &= & PDIP \\ L &= & PLCC \end{array}$	
Pattern	QTP, Code or Special Requirements (blank otherwise)	

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office
- 1. 2. The Microchip Worldwide Site (www.microchip.com)

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2000-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Rinted on recycled paper.

ISBN: 9781620769379

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820